add dts config

hc

2023-12-06 08f87f769b595151be1afeff53e144f543faa614

 kernel/arch/arm/boot/dts/omap2420.dtsi
..
..
@@ -1,7 +1,7 @@
1
1
 /*
2
2
  * Device Tree Source for OMAP2420 SoC
3
3
  *
4
- * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
4
+ * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
5
5
  *
6
6
  * This file is licensed under the terms of the GNU General Public License
7
7
  * version 2.  This program is licensed "as is" without any warranty of any
..
..
@@ -68,10 +68,23 @@
68
68
 				};
69
69
 			};
70
70
 
71
-			counter32k: counter@4000 {
72
-				compatible = "ti,omap-counter32k";
73
-				reg = <0x4000 0x20>;
74
-				ti,hwmods = "counter_32k";
71
+			target-module@4000 {
72
+				compatible = "ti,sysc-omap2", "ti,sysc";
73
+				reg = <0x4000 0x4>,
74
+				      <0x4004 0x4>;
75
+				reg-names = "rev", "sysc";
76
+				ti,sysc-sidle = <SYSC_IDLE_FORCE>,
77
+						<SYSC_IDLE_NO>;
78
+				clocks = <&func_32k_ck>;
79
+				clock-names = "fck";
80
+				#address-cells = <1>;
81
+				#size-cells = <1>;
82
+				ranges = <0x0 0x4000 0x1000>;
83
+
84
+				counter32k: counter@0 {
85
+					compatible = "ti,omap-counter32k";
86
+					reg = <0 0x20>;
87
+				};
75
88
 			};
76
89
 		};
77
90
 
..
..
@@ -194,12 +207,33 @@
194
207
 			};
195
208
 		};
196
209
 
197
-		timer1: timer@48028000 {
198
-			compatible = "ti,omap2420-timer";
199
-			reg = <0x48028000 0x400>;
200
-			interrupts = <37>;
201
-			ti,hwmods = "timer1";
202
-			ti,timer-alwon;
210
+		timer1_target: target-module@48028000 {
211
+			compatible = "ti,sysc-omap2-timer", "ti,sysc";
212
+			reg = <0x48028000 0x4>,
213
+			      <0x48028010 0x4>,
214
+			      <0x48028014 0x4>;
215
+			reg-names = "rev", "sysc", "syss";
216
+			ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |
217
+					 SYSC_OMAP2_EMUFREE |
218
+					 SYSC_OMAP2_ENAWAKEUP |
219
+					 SYSC_OMAP2_SOFTRESET |
220
+					 SYSC_OMAP2_AUTOIDLE)>;
221
+			ti,sysc-sidle = <SYSC_IDLE_FORCE>,
222
+					<SYSC_IDLE_NO>,
223
+					<SYSC_IDLE_SMART>;
224
+			ti,syss-mask = <1>;
225
+			clocks = <&gpt1_fck>, <&gpt1_ick>;
226
+			clock-names = "fck", "ick";
227
+			#address-cells = <1>;
228
+			#size-cells = <1>;
229
+			ranges = <0x0 0x48028000 0x1000>;
230
+
231
+			timer1: timer@0 {
232
+				compatible = "ti,omap2420-timer";
233
+				reg = <0 0x400>;
234
+				interrupts = <37>;
235
+				ti,timer-alwon;
236
+			};
203
237
 		};
204
238
 
205
239
 		wd_timer2: wdt@48022000 {
..
..
@@ -218,5 +252,15 @@
218
252
 	compatible = "ti,omap2420-i2c";
219
253
 };
220
254
 
221
-/include/ "omap24xx-clocks.dtsi"
222
-/include/ "omap2420-clocks.dtsi"
255
+#include "omap24xx-clocks.dtsi"
256
+#include "omap2420-clocks.dtsi"
257
+
258
+/* Preferred always-on timer for clockevent */
259
+&timer1_target {
260
+	ti,no-reset-on-init;
261
+	ti,no-idle;
262
+	timer@0 {
263
+		assigned-clocks = <&gpt1_fck>;
264
+		assigned-clock-parents = <&func_32k_ck>;
265
+	};
266
+};