| .. | .. |
|---|
| 25 | 25 | */ |
|---|
| 26 | 26 | |
|---|
| 27 | 27 | #include <dt-bindings/interrupt-controller/arm-gic.h> |
|---|
| 28 | | -#include "skeleton64.dtsi" |
|---|
| 29 | 28 | |
|---|
| 30 | 29 | / { |
|---|
| 30 | + #address-cells = <2>; |
|---|
| 31 | + #size-cells = <2>; |
|---|
| 31 | 32 | /* SOC compatibility */ |
|---|
| 32 | 33 | compatible = "al,alpine"; |
|---|
| 34 | + |
|---|
| 35 | + memory { |
|---|
| 36 | + device_type = "memory"; |
|---|
| 37 | + reg = <0 0 0 0>; |
|---|
| 38 | + }; |
|---|
| 33 | 39 | |
|---|
| 34 | 40 | /* CPU Configuration */ |
|---|
| 35 | 41 | cpus { |
|---|
| .. | .. |
|---|
| 85 | 91 | }; |
|---|
| 86 | 92 | |
|---|
| 87 | 93 | /* Interrupt Controller */ |
|---|
| 88 | | - gic: gic@fb001000 { |
|---|
| 94 | + gic: interrupt-controller@fb001000 { |
|---|
| 89 | 95 | compatible = "arm,cortex-a15-gic"; |
|---|
| 90 | 96 | #interrupt-cells = <3>; |
|---|
| 91 | 97 | #size-cells = <0>; |
|---|