| .. | .. |
|---|
| 33 | 33 | .init = &omap2_init_clk_clkdm, |
|---|
| 34 | 34 | .enable = &omap2_clkops_enable_clkdm, |
|---|
| 35 | 35 | .disable = &omap2_clkops_disable_clkdm, |
|---|
| 36 | + .restore_context = clk_gate_restore_context, |
|---|
| 36 | 37 | }; |
|---|
| 37 | 38 | |
|---|
| 38 | 39 | const struct clk_ops omap_gate_clk_ops = { |
|---|
| .. | .. |
|---|
| 40 | 41 | .enable = &omap2_dflt_clk_enable, |
|---|
| 41 | 42 | .disable = &omap2_dflt_clk_disable, |
|---|
| 42 | 43 | .is_enabled = &omap2_dflt_clk_is_enabled, |
|---|
| 44 | + .restore_context = clk_gate_restore_context, |
|---|
| 43 | 45 | }; |
|---|
| 44 | 46 | |
|---|
| 45 | 47 | static const struct clk_ops omap_gate_clk_hsdiv_restore_ops = { |
|---|
| .. | .. |
|---|
| 47 | 49 | .enable = &omap36xx_gate_clk_enable_with_hsdiv_restore, |
|---|
| 48 | 50 | .disable = &omap2_dflt_clk_disable, |
|---|
| 49 | 51 | .is_enabled = &omap2_dflt_clk_is_enabled, |
|---|
| 52 | + .restore_context = clk_gate_restore_context, |
|---|
| 50 | 53 | }; |
|---|
| 51 | 54 | |
|---|
| 52 | 55 | /** |
|---|
| .. | .. |
|---|
| 120 | 123 | |
|---|
| 121 | 124 | init.flags = flags; |
|---|
| 122 | 125 | |
|---|
| 123 | | - clk = ti_clk_register(NULL, &clk_hw->hw, name); |
|---|
| 126 | + clk = ti_clk_register_omap_hw(NULL, &clk_hw->hw, name); |
|---|
| 124 | 127 | |
|---|
| 125 | 128 | if (IS_ERR(clk)) |
|---|
| 126 | 129 | kfree(clk_hw); |
|---|
| 127 | 130 | |
|---|
| 128 | 131 | return clk; |
|---|
| 129 | | -} |
|---|
| 130 | | - |
|---|
| 131 | | -struct clk_hw *ti_clk_build_component_gate(struct ti_clk_gate *setup) |
|---|
| 132 | | -{ |
|---|
| 133 | | - struct clk_hw_omap *gate; |
|---|
| 134 | | - struct clk_omap_reg *reg; |
|---|
| 135 | | - const struct clk_hw_omap_ops *ops = &clkhwops_wait; |
|---|
| 136 | | - |
|---|
| 137 | | - if (!setup) |
|---|
| 138 | | - return NULL; |
|---|
| 139 | | - |
|---|
| 140 | | - gate = kzalloc(sizeof(*gate), GFP_KERNEL); |
|---|
| 141 | | - if (!gate) |
|---|
| 142 | | - return ERR_PTR(-ENOMEM); |
|---|
| 143 | | - |
|---|
| 144 | | - reg = (struct clk_omap_reg *)&gate->enable_reg; |
|---|
| 145 | | - reg->index = setup->module; |
|---|
| 146 | | - reg->offset = setup->reg; |
|---|
| 147 | | - |
|---|
| 148 | | - gate->enable_bit = setup->bit_shift; |
|---|
| 149 | | - |
|---|
| 150 | | - if (setup->flags & CLKF_NO_WAIT) |
|---|
| 151 | | - ops = NULL; |
|---|
| 152 | | - |
|---|
| 153 | | - if (setup->flags & CLKF_INTERFACE) |
|---|
| 154 | | - ops = &clkhwops_iclk_wait; |
|---|
| 155 | | - |
|---|
| 156 | | - gate->ops = ops; |
|---|
| 157 | | - |
|---|
| 158 | | - return &gate->hw; |
|---|
| 159 | 132 | } |
|---|
| 160 | 133 | |
|---|
| 161 | 134 | static void __init _of_ti_gate_clk_setup(struct device_node *node, |
|---|
| .. | .. |
|---|
| 179 | 152 | } |
|---|
| 180 | 153 | |
|---|
| 181 | 154 | if (of_clk_get_parent_count(node) != 1) { |
|---|
| 182 | | - pr_err("%s must have 1 parent\n", node->name); |
|---|
| 155 | + pr_err("%pOFn must have 1 parent\n", node); |
|---|
| 183 | 156 | return; |
|---|
| 184 | 157 | } |
|---|
| 185 | 158 | |
|---|