| .. | .. |
|---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
|---|
| 1 | 2 | /* |
|---|
| 2 | 3 | * OMAP4 Clock init |
|---|
| 3 | 4 | * |
|---|
| 4 | 5 | * Copyright (C) 2013 Texas Instruments, Inc. |
|---|
| 5 | 6 | * |
|---|
| 6 | 7 | * Tero Kristo (t-kristo@ti.com) |
|---|
| 7 | | - * |
|---|
| 8 | | - * This program is free software; you can redistribute it and/or modify |
|---|
| 9 | | - * it under the terms of the GNU General Public License version 2 as |
|---|
| 10 | | - * published by the Free Software Foundation. |
|---|
| 11 | 8 | */ |
|---|
| 12 | 9 | |
|---|
| 13 | 10 | #include <linux/kernel.h> |
|---|
| .. | .. |
|---|
| 40 | 37 | }; |
|---|
| 41 | 38 | |
|---|
| 42 | 39 | static const struct omap_clkctrl_reg_data omap4_tesla_clkctrl_regs[] __initconst = { |
|---|
| 43 | | - { OMAP4_DSP_CLKCTRL, NULL, CLKF_HW_SUP, "dpll_iva_m4x2_ck" }, |
|---|
| 40 | + { OMAP4_DSP_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, "dpll_iva_m4x2_ck" }, |
|---|
| 44 | 41 | { 0 }, |
|---|
| 45 | 42 | }; |
|---|
| 46 | 43 | |
|---|
| .. | .. |
|---|
| 222 | 219 | }; |
|---|
| 223 | 220 | |
|---|
| 224 | 221 | static const struct omap_clkctrl_reg_data omap4_ducati_clkctrl_regs[] __initconst = { |
|---|
| 225 | | - { OMAP4_IPU_CLKCTRL, NULL, CLKF_HW_SUP, "ducati_clk_mux_ck" }, |
|---|
| 222 | + { OMAP4_IPU_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, "ducati_clk_mux_ck" }, |
|---|
| 226 | 223 | { 0 }, |
|---|
| 227 | 224 | }; |
|---|
| 228 | 225 | |
|---|
| .. | .. |
|---|
| 607 | 604 | { 0 }, |
|---|
| 608 | 605 | }; |
|---|
| 609 | 606 | |
|---|
| 607 | +static const struct |
|---|
| 608 | +omap_clkctrl_reg_data omap4_l4_secure_clkctrl_regs[] __initconst = { |
|---|
| 609 | + { OMAP4_AES1_CLKCTRL, NULL, CLKF_SW_SUP, "l3_div_ck" }, |
|---|
| 610 | + { OMAP4_AES2_CLKCTRL, NULL, CLKF_SW_SUP, "l3_div_ck" }, |
|---|
| 611 | + { OMAP4_DES3DES_CLKCTRL, NULL, CLKF_SW_SUP, "l4_div_ck" }, |
|---|
| 612 | + { OMAP4_PKA_CLKCTRL, NULL, CLKF_SW_SUP, "l4_div_ck" }, |
|---|
| 613 | + { OMAP4_RNG_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_SOC_NONSEC, "l4_div_ck" }, |
|---|
| 614 | + { OMAP4_SHA2MD5_CLKCTRL, NULL, CLKF_SW_SUP, "l3_div_ck" }, |
|---|
| 615 | + { OMAP4_CRYPTODMA_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_SOC_NONSEC, "l3_div_ck" }, |
|---|
| 616 | + { 0 }, |
|---|
| 617 | +}; |
|---|
| 618 | + |
|---|
| 610 | 619 | static const struct omap_clkctrl_bit_data omap4_gpio1_bit_data[] __initconst = { |
|---|
| 611 | 620 | { 8, TI_CLK_GATE, omap4_gpio2_dbclk_parents, NULL }, |
|---|
| 612 | 621 | { 0 }, |
|---|
| .. | .. |
|---|
| 694 | 703 | { 0x4a009220, omap4_l3_gfx_clkctrl_regs }, |
|---|
| 695 | 704 | { 0x4a009320, omap4_l3_init_clkctrl_regs }, |
|---|
| 696 | 705 | { 0x4a009420, omap4_l4_per_clkctrl_regs }, |
|---|
| 706 | + { 0x4a0095a0, omap4_l4_secure_clkctrl_regs }, |
|---|
| 697 | 707 | { 0x4a307820, omap4_l4_wkup_clkctrl_regs }, |
|---|
| 698 | 708 | { 0x4a307a20, omap4_emu_sys_clkctrl_regs }, |
|---|
| 699 | 709 | { 0 }, |
|---|