mk-rootfs.sh

hc

2023-12-11 072de836f53be56a70cecf70b43ae43b7ce17376

 kernel/arch/arc/boot/dts/haps_hs.dts
..
..
@@ -1,9 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright (C) 2016-2014 Synopsys, Inc. (www.synopsys.com)
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License version 2 as
6
- * published by the Free Software Foundation.
7
4
  */
8
5
 /dts-v1/;
9
6
 
..
..
@@ -12,13 +9,15 @@
12
9
 / {
13
10
 	model = "snps,zebu_hs";
14
11
 	compatible = "snps,zebu_hs";
15
-	#address-cells = <1>;
16
-	#size-cells = <1>;
12
+	#address-cells = <2>;
13
+	#size-cells = <2>;
17
14
 	interrupt-parent = <&core_intc>;
18
15
 
19
16
 	memory {
20
17
 		device_type = "memory";
21
-		reg = <0x80000000 0x20000000>;	/* 512 */
18
+		/* CONFIG_LINUX_RAM_BASE needs to match low mem start */
19
+		reg = <0x0 0x80000000 0x0 0x20000000	/* 512 MB low mem */
20
+		       0x1 0x00000000 0x0 0x40000000>;	/* 1 GB highmem */
22
21
 	};
23
22
 
24
23
 	chosen {
..
..
@@ -34,8 +33,9 @@
34
33
 		#address-cells = <1>;
35
34
 		#size-cells = <1>;
36
35
 
37
-		/* child and parent address space 1:1 mapped */
38
-		ranges;
36
+		/* only perip space at end of low mem accessible
37
+			  bus addr,  parent bus addr, size    */
38
+		ranges = <0x80000000 0x0 0x80000000 0x80000000>;
39
39
 
40
40
 		core_clk: core_clk {
41
41
 			#clock-cells = <0>;
..
..
@@ -50,7 +50,7 @@
50
50
 		};
51
51
 
52
52
 		uart0: serial@f0000000 {
53
-			compatible = "ns8250";
53
+			compatible = "ns16550a";
54
54
 			reg = <0xf0000000 0x2000>;
55
55
 			interrupts = <24>;
56
56
 			clock-frequency = <50000000>;
..
..
@@ -65,5 +65,35 @@
65
65
 			#interrupt-cells = <1>;
66
66
 			interrupts = <20>;
67
67
 		};
68
+
69
+		virtio0: virtio@f0100000 {
70
+			compatible = "virtio,mmio";
71
+			reg = <0xf0100000 0x2000>;
72
+			interrupts = <31>;
73
+		};
74
+
75
+		virtio1: virtio@f0102000 {
76
+			compatible = "virtio,mmio";
77
+			reg = <0xf0102000 0x2000>;
78
+			interrupts = <32>;
79
+		};
80
+
81
+		virtio2: virtio@f0104000 {
82
+			compatible = "virtio,mmio";
83
+			reg = <0xf0104000 0x2000>;
84
+			interrupts = <33>;
85
+		};
86
+
87
+		virtio3: virtio@f0106000 {
88
+			compatible = "virtio,mmio";
89
+			reg = <0xf0106000 0x2000>;
90
+			interrupts = <34>;
91
+		};
92
+
93
+		virtio4: virtio@f0108000 {
94
+			compatible = "virtio,mmio";
95
+			reg = <0xf0108000 0x2000>;
96
+			interrupts = <35>;
97
+		};
68
98
 	};
69
99
 };