change wifi driver to cypress

hc

2024-01-05 071106ecf68c401173c58808b1cf5f68cc50d390

 kernel/arch/arm64/boot/dts/rockchip/rk3588-vehicle-evb-maxim-max96712-dphy3.dtsi
..
..
@@ -12,6 +12,41 @@
12
12
 		clock-frequency = <25000000>;
13
13
 		clock-output-names = "max96712-dphy3-osc0";
14
14
 	};
15
+
16
+	max96712_dphy3_vcc1v2: max96712-dphy3-vcc1v2 {
17
+		compatible = "regulator-fixed";
18
+		regulator-name = "max96712_dphy3_vcc1v2";
19
+		regulator-boot-on;
20
+		regulator-always-on;
21
+		regulator-min-microvolt = <1200000>;
22
+		regulator-max-microvolt = <1200000>;
23
+		startup-delay-us = <850>;
24
+		vin-supply = <&vcc5v0_sys>;
25
+	};
26
+
27
+	max96712_dphy3_vcc1v8: max96712-dphy3-vcc1v8 {
28
+		compatible = "regulator-fixed";
29
+		regulator-name = "max96712_dphy3_vcc1v8";
30
+		regulator-boot-on;
31
+		regulator-always-on;
32
+		regulator-min-microvolt = <1800000>;
33
+		regulator-max-microvolt = <1800000>;
34
+		startup-delay-us = <200>;
35
+		vin-supply = <&vcc_3v3_s3>;
36
+	};
37
+
38
+	max96712_dphy3_poc: max96712-dphy3-poc {
39
+		compatible = "regulator-fixed";
40
+		regulator-name = "max96712_dphy3_poc";
41
+		regulator-boot-on;
42
+		regulator-min-microvolt = <12000000>;
43
+		regulator-max-microvolt = <12000000>;
44
+		enable-active-high;
45
+		gpio = <&gpio3 RK_PB1 GPIO_ACTIVE_HIGH>;
46
+		startup-delay-us = <1050>;
47
+		off-on-delay-us = <515000>;
48
+		vin-supply = <&vcc12v_dcin>;
49
+	};
15
50
 };
16
51
 
17
52
 &csi2_dphy1_hw {
..
..
@@ -64,8 +99,10 @@
64
99
 		power-domains = <&power RK3588_PD_VI>;
65
100
 		rockchip,grf = <&sys_grf>;
66
101
 		pwdn-gpios = <&gpio4 RK_PA6 GPIO_ACTIVE_HIGH>;
67
-		pocen-gpios = <&gpio3 RK_PB1 GPIO_ACTIVE_HIGH>;
68
102
 		lock-gpios = <&gpio3 RK_PB4 GPIO_ACTIVE_HIGH>;
103
+		vcc1v2-supply = <&max96712_dphy3_vcc1v2>;
104
+		vcc1v8-supply = <&max96712_dphy3_vcc1v8>;
105
+		poc-supply = <&max96712_dphy3_poc>;
69
106
 
70
107
 		rockchip,camera-module-index = <0>;
71
108
 		rockchip,camera-module-facing = "back";
..
..
@@ -599,15 +636,15 @@
599
636
 &pinctrl {
600
637
 	max96712-dphy3 {
601
638
 		max96712_dphy3_pwdn: max96712-dphy3-pwdn {
602
-			rockchip,pins = <4 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>;
639
+			rockchip,pins = <4 RK_PA6 RK_FUNC_GPIO &pcfg_output_low>;
603
640
 		};
604
641
 
605
642
 		max96712_dphy3_errb: max96712-dphy3-errb {
606
-			rockchip,pins = <0 RK_PC2 RK_FUNC_GPIO &pcfg_pull_up>;
643
+			rockchip,pins = <0 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none_smt>;
607
644
 		};
608
645
 
609
646
 		max96712_dphy3_lock: max96712-dphy3-lock {
610
-			rockchip,pins = <3 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>;
647
+			rockchip,pins = <3 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none_smt>;
611
648
 		};
612
649
 	};
613
650
 };