| .. | .. |
|---|
| 1080 | 1080 | li r10, -1 |
|---|
| 1081 | 1081 | mtspr SPRN_DBSR,r10 |
|---|
| 1082 | 1082 | b restore |
|---|
| 1083 | | -1: andi. r0,r4,_TIF_NEED_RESCHED_MASK |
|---|
| 1083 | +1: andi. r0,r4,_TIF_NEED_RESCHED |
|---|
| 1084 | 1084 | beq 2f |
|---|
| 1085 | 1085 | bl restore_interrupts |
|---|
| 1086 | 1086 | SCHEDULE_USER |
|---|
| .. | .. |
|---|
| 1132 | 1132 | bne- 0b |
|---|
| 1133 | 1133 | 1: |
|---|
| 1134 | 1134 | |
|---|
| 1135 | | -#ifdef CONFIG_PREEMPTION |
|---|
| 1135 | +#ifdef CONFIG_PREEMPT |
|---|
| 1136 | 1136 | /* Check if we need to preempt */ |
|---|
| 1137 | | - lwz r8,TI_PREEMPT(r9) |
|---|
| 1138 | | - cmpwi 0,r8,0 /* if non-zero, just restore regs and return */ |
|---|
| 1139 | | - bne restore |
|---|
| 1140 | 1137 | andi. r0,r4,_TIF_NEED_RESCHED |
|---|
| 1141 | | - bne+ check_count |
|---|
| 1142 | | - |
|---|
| 1143 | | - andi. r0,r4,_TIF_NEED_RESCHED_LAZY |
|---|
| 1144 | 1138 | beq+ restore |
|---|
| 1145 | | - lwz r8,TI_PREEMPT_LAZY(r9) |
|---|
| 1146 | | - |
|---|
| 1147 | 1139 | /* Check that preempt_count() == 0 and interrupts are enabled */ |
|---|
| 1148 | | -check_count: |
|---|
| 1140 | + lwz r8,TI_PREEMPT(r9) |
|---|
| 1149 | 1141 | cmpwi cr0,r8,0 |
|---|
| 1150 | 1142 | bne restore |
|---|
| 1151 | 1143 | ld r0,SOFTE(r1) |
|---|
| .. | .. |
|---|
| 1166 | 1158 | * interrupted after loading SRR0/1. |
|---|
| 1167 | 1159 | */ |
|---|
| 1168 | 1160 | wrteei 0 |
|---|
| 1169 | | -#endif /* CONFIG_PREEMPTION */ |
|---|
| 1161 | +#endif /* CONFIG_PREEMPT */ |
|---|
| 1170 | 1162 | |
|---|
| 1171 | 1163 | restore: |
|---|
| 1172 | 1164 | /* |
|---|