| .. | .. |
|---|
| 28 | 28 | |
|---|
| 29 | 29 | static SPINAND_OP_VARIANTS(update_cache_variants, |
|---|
| 30 | 30 | SPINAND_PROG_LOAD_X4(false, 0, NULL, 0), |
|---|
| 31 | | - SPINAND_PROG_LOAD(false, 0, NULL, 0)); |
|---|
| 31 | + SPINAND_PROG_LOAD(true, 0, NULL, 0)); |
|---|
| 32 | 32 | |
|---|
| 33 | 33 | static int fsxxndxxg_ooblayout_ecc(struct mtd_info *mtd, int section, |
|---|
| 34 | 34 | struct mtd_oob_region *region) |
|---|
| .. | .. |
|---|
| 117 | 117 | &update_cache_variants), |
|---|
| 118 | 118 | SPINAND_HAS_QE_BIT, |
|---|
| 119 | 119 | SPINAND_ECCINFO(&fsxxndxxg_ooblayout, NULL)), |
|---|
| 120 | + SPINAND_INFO("F35UQA002G-WWT", |
|---|
| 121 | + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x62), |
|---|
| 122 | + NAND_MEMORG(1, 2048, 64, 64, 2048, 1, 1, 1), |
|---|
| 123 | + NAND_ECCREQ(1, 512), |
|---|
| 124 | + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, |
|---|
| 125 | + &write_cache_variants, |
|---|
| 126 | + &update_cache_variants), |
|---|
| 127 | + SPINAND_HAS_QE_BIT, |
|---|
| 128 | + SPINAND_ECCINFO(&fsxxndxxg_ooblayout, NULL)), |
|---|
| 129 | + SPINAND_INFO("F35UQA001G-WWT", |
|---|
| 130 | + SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x61), |
|---|
| 131 | + NAND_MEMORG(1, 2048, 64, 64, 1024, 1, 1, 1), |
|---|
| 132 | + NAND_ECCREQ(1, 512), |
|---|
| 133 | + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, |
|---|
| 134 | + &write_cache_variants, |
|---|
| 135 | + &update_cache_variants), |
|---|
| 136 | + SPINAND_HAS_QE_BIT, |
|---|
| 137 | + SPINAND_ECCINFO(&fsxxndxxg_ooblayout, NULL)), |
|---|
| 120 | 138 | }; |
|---|
| 121 | 139 | |
|---|
| 122 | 140 | static const struct spinand_manufacturer_ops foresee_spinand_manuf_ops = { |
|---|