.. | .. |
---|
19 | 19 | const u32 *pix_fmt_hw; /* supported pixel formats */ |
---|
20 | 20 | bool non_alpha_only_l1; /* non-native no-alpha formats on layer 1 */ |
---|
21 | 21 | int pad_max_freq_hz; /* max frequency supported by pad */ |
---|
| 22 | + int nb_irq; /* number of hardware interrupts */ |
---|
22 | 23 | }; |
---|
23 | 24 | |
---|
24 | 25 | #define LTDC_MAX_LAYER 4 |
---|
.. | .. |
---|
36 | 37 | u32 error_status; |
---|
37 | 38 | u32 irq_status; |
---|
38 | 39 | struct fps_info plane_fpsi[LTDC_MAX_LAYER]; |
---|
| 40 | + struct drm_atomic_state *suspend_state; |
---|
39 | 41 | }; |
---|
40 | 42 | |
---|
41 | 43 | int ltdc_load(struct drm_device *ddev); |
---|
42 | 44 | void ltdc_unload(struct drm_device *ddev); |
---|
| 45 | +void ltdc_suspend(struct drm_device *ddev); |
---|
| 46 | +int ltdc_resume(struct drm_device *ddev); |
---|
43 | 47 | |
---|
44 | 48 | #endif |
---|