| .. | .. |
|---|
| 28 | 28 | ADRENO_FW_MAX, |
|---|
| 29 | 29 | }; |
|---|
| 30 | 30 | |
|---|
| 31 | | -enum adreno_quirks { |
|---|
| 32 | | - ADRENO_QUIRK_TWO_PASS_USE_WFI = 1, |
|---|
| 33 | | - ADRENO_QUIRK_FAULT_DETECT_MASK = 2, |
|---|
| 34 | | - ADRENO_QUIRK_LMLOADKILL_DISABLE = 3, |
|---|
| 35 | | -}; |
|---|
| 31 | +#define ADRENO_QUIRK_TWO_PASS_USE_WFI BIT(0) |
|---|
| 32 | +#define ADRENO_QUIRK_FAULT_DETECT_MASK BIT(1) |
|---|
| 33 | +#define ADRENO_QUIRK_LMLOADKILL_DISABLE BIT(2) |
|---|
| 36 | 34 | |
|---|
| 37 | 35 | struct adreno_rev { |
|---|
| 38 | 36 | uint8_t core; |
|---|
| .. | .. |
|---|
| 62 | 60 | const char *name; |
|---|
| 63 | 61 | const char *fw[ADRENO_FW_MAX]; |
|---|
| 64 | 62 | uint32_t gmem; |
|---|
| 65 | | - enum adreno_quirks quirks; |
|---|
| 63 | + u64 quirks; |
|---|
| 66 | 64 | struct msm_gpu *(*init)(struct drm_device *dev); |
|---|
| 67 | 65 | const char *zapfw; |
|---|
| 68 | 66 | u32 inactive_period; |
|---|