| .. | .. |
|---|
| 1 | +# SPDX-License-Identifier: MIT |
|---|
| 1 | 2 | menu "Display Engine Configuration" |
|---|
| 2 | 3 | depends on DRM && DRM_AMDGPU |
|---|
| 3 | 4 | |
|---|
| 4 | 5 | config DRM_AMD_DC |
|---|
| 5 | 6 | bool "AMD DC - Enable new display engine" |
|---|
| 6 | 7 | default y |
|---|
| 7 | | - select DRM_AMD_DC_DCN1_0 if X86 && !(KCOV_INSTRUMENT_ALL && KCOV_ENABLE_COMPARISONS) |
|---|
| 8 | + depends on BROKEN || !CC_IS_CLANG || X86_64 || SPARC64 || ARM64 |
|---|
| 9 | + select SND_HDA_COMPONENT if SND_HDA_CORE |
|---|
| 10 | + select DRM_AMD_DC_DCN if (X86 || PPC64) && !(KCOV_INSTRUMENT_ALL && KCOV_ENABLE_COMPARISONS) |
|---|
| 8 | 11 | help |
|---|
| 9 | 12 | Choose this option if you want to use the new display engine |
|---|
| 10 | 13 | support for AMDGPU. This adds required support for Vega and |
|---|
| 11 | 14 | Raven ASICs. |
|---|
| 12 | 15 | |
|---|
| 13 | | -config DRM_AMD_DC_DCN1_0 |
|---|
| 16 | + calculate_bandwidth() is presently broken on all !(X86_64 || SPARC64 || ARM64) |
|---|
| 17 | + architectures built with Clang (all released versions), whereby the stack |
|---|
| 18 | + frame gets blown up to well over 5k. This would cause an immediate kernel |
|---|
| 19 | + panic on most architectures. We'll revert this when the following bug report |
|---|
| 20 | + has been resolved: https://github.com/llvm/llvm-project/issues/41896. |
|---|
| 21 | + |
|---|
| 22 | +config DRM_AMD_DC_DCN |
|---|
| 14 | 23 | def_bool n |
|---|
| 15 | 24 | help |
|---|
| 16 | | - RV family support for display engine |
|---|
| 25 | + Raven, Navi and Renoir family support for display engine |
|---|
| 26 | + |
|---|
| 27 | +config DRM_AMD_DC_DCN3_0 |
|---|
| 28 | + bool "DCN 3.0 family" |
|---|
| 29 | + depends on DRM_AMD_DC && X86 |
|---|
| 30 | + depends on DRM_AMD_DC_DCN |
|---|
| 31 | + help |
|---|
| 32 | + Choose this option if you want to have |
|---|
| 33 | + sienna_cichlid support for display engine |
|---|
| 34 | + |
|---|
| 35 | +config DRM_AMD_DC_HDCP |
|---|
| 36 | + bool "Enable HDCP support in DC" |
|---|
| 37 | + depends on DRM_AMD_DC |
|---|
| 38 | + help |
|---|
| 39 | + Choose this option if you want to support HDCP authentication. |
|---|
| 40 | + |
|---|
| 41 | +config DRM_AMD_DC_SI |
|---|
| 42 | + bool "AMD DC support for Southern Islands ASICs" |
|---|
| 43 | + depends on DRM_AMDGPU_SI |
|---|
| 44 | + depends on DRM_AMD_DC |
|---|
| 45 | + default n |
|---|
| 46 | + help |
|---|
| 47 | + Choose this option to enable new AMD DC support for SI asics |
|---|
| 48 | + by default. This includes Tahiti, Pitcairn, Cape Verde, Oland. |
|---|
| 49 | + Hainan is not supported by AMD DC and it has no physical DCE6. |
|---|
| 17 | 50 | |
|---|
| 18 | 51 | config DEBUG_KERNEL_DC |
|---|
| 19 | 52 | bool "Enable kgdb break in DC" |
|---|
| 20 | 53 | depends on DRM_AMD_DC |
|---|
| 54 | + depends on KGDB |
|---|
| 21 | 55 | help |
|---|
| 22 | | - Choose this option |
|---|
| 23 | | - if you want to hit |
|---|
| 24 | | - kdgb_break in assert. |
|---|
| 56 | + Choose this option if you want to hit kdgb_break in assert. |
|---|
| 25 | 57 | |
|---|
| 26 | 58 | endmenu |
|---|