change otg to host mode

hc

2024-05-11 04dd17822334871b23ea2862f7798fb0e0007777

 kernel/drivers/clk/renesas/r8a7795-cpg-mssr.c
..
..
@@ -1,15 +1,13 @@
1
+// SPDX-License-Identifier: GPL-2.0
1
2
 /*
2
3
  * r8a7795 Clock Pulse Generator / Module Standby and Software Reset
3
4
  *
4
5
  * Copyright (C) 2015 Glider bvba
6
+ * Copyright (C) 2018-2019 Renesas Electronics Corp.
5
7
  *
6
8
  * Based on clk-rcar-gen3.c
7
9
  *
8
10
  * Copyright (C) 2015 Renesas Electronics Corp.
9
- *
10
- * This program is free software; you can redistribute it and/or modify
11
- * it under the terms of the GNU General Public License as published by
12
- * the Free Software Foundation; version 2 of the License.
13
11
  */
14
12
 
15
13
 #include <linux/device.h>
..
..
@@ -46,6 +44,7 @@
46
44
 	CLK_S3,
47
45
 	CLK_SDSRC,
48
46
 	CLK_SSPSRC,
47
+	CLK_RPCSRC,
49
48
 	CLK_RINT,
50
49
 
51
50
 	/* Module Clocks */
..
..
@@ -72,10 +71,18 @@
72
71
 	DEF_FIXED(".s2",        CLK_S2,            CLK_PLL1_DIV2,  4, 1),
73
72
 	DEF_FIXED(".s3",        CLK_S3,            CLK_PLL1_DIV2,  6, 1),
74
73
 	DEF_FIXED(".sdsrc",     CLK_SDSRC,         CLK_PLL1_DIV2,  2, 1),
74
+	DEF_BASE(".rpcsrc",	CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
75
+
76
+	DEF_BASE("rpc",		R8A7795_CLK_RPC, CLK_TYPE_GEN3_RPC,
77
+		 CLK_RPCSRC),
78
+	DEF_BASE("rpcd2",	R8A7795_CLK_RPCD2, CLK_TYPE_GEN3_RPCD2,
79
+		 R8A7795_CLK_RPC),
80
+
81
+	DEF_GEN3_OSC(".r",      CLK_RINT,          CLK_EXTAL,      32),
75
82
 
76
83
 	/* Core Clock Outputs */
77
-	DEF_BASE("z",           R8A7795_CLK_Z,     CLK_TYPE_GEN3_Z, CLK_PLL0),
78
-	DEF_BASE("z2",          R8A7795_CLK_Z2,    CLK_TYPE_GEN3_Z2, CLK_PLL2),
84
+	DEF_GEN3_Z("z",         R8A7795_CLK_Z,     CLK_TYPE_GEN3_Z,  CLK_PLL0, 2, 8),
85
+	DEF_GEN3_Z("z2",        R8A7795_CLK_Z2,    CLK_TYPE_GEN3_Z,  CLK_PLL2, 2, 0),
79
86
 	DEF_FIXED("ztr",        R8A7795_CLK_ZTR,   CLK_PLL1_DIV2,  6, 1),
80
87
 	DEF_FIXED("ztrd2",      R8A7795_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1),
81
88
 	DEF_FIXED("zt",         R8A7795_CLK_ZT,    CLK_PLL1_DIV2,  4, 1),
..
..
@@ -105,14 +112,14 @@
105
112
 	DEF_FIXED("cl",         R8A7795_CLK_CL,    CLK_PLL1_DIV2, 48, 1),
106
113
 	DEF_FIXED("cr",         R8A7795_CLK_CR,    CLK_PLL1_DIV4,  2, 1),
107
114
 	DEF_FIXED("cp",         R8A7795_CLK_CP,    CLK_EXTAL,      2, 1),
115
+	DEF_FIXED("cpex",       R8A7795_CLK_CPEX,  CLK_EXTAL,      2, 1),
108
116
 
109
117
 	DEF_DIV6P1("canfd",     R8A7795_CLK_CANFD, CLK_PLL1_DIV4, 0x244),
110
118
 	DEF_DIV6P1("csi0",      R8A7795_CLK_CSI0,  CLK_PLL1_DIV4, 0x00c),
111
119
 	DEF_DIV6P1("mso",       R8A7795_CLK_MSO,   CLK_PLL1_DIV4, 0x014),
112
120
 	DEF_DIV6P1("hdmi",      R8A7795_CLK_HDMI,  CLK_PLL1_DIV4, 0x250),
113
121
 
114
-	DEF_DIV6_RO("osc",      R8A7795_CLK_OSC,   CLK_EXTAL, CPG_RCKCR,  8),
115
-	DEF_DIV6_RO("r_int",    CLK_RINT,          CLK_EXTAL, CPG_RCKCR, 32),
122
+	DEF_GEN3_OSC("osc",     R8A7795_CLK_OSC,   CLK_EXTAL,     8),
116
123
 
117
124
 	DEF_BASE("r",           R8A7795_CLK_R,     CLK_TYPE_GEN3_R, CLK_RINT),
118
125
 };
..
..
@@ -130,14 +137,15 @@
130
137
 	DEF_MOD("msiof2",		 209,	R8A7795_CLK_MSO),
131
138
 	DEF_MOD("msiof1",		 210,	R8A7795_CLK_MSO),
132
139
 	DEF_MOD("msiof0",		 211,	R8A7795_CLK_MSO),
133
-	DEF_MOD("sys-dmac2",		 217,	R8A7795_CLK_S0D3),
134
-	DEF_MOD("sys-dmac1",		 218,	R8A7795_CLK_S0D3),
140
+	DEF_MOD("sys-dmac2",		 217,	R8A7795_CLK_S3D1),
141
+	DEF_MOD("sys-dmac1",		 218,	R8A7795_CLK_S3D1),
135
142
 	DEF_MOD("sys-dmac0",		 219,	R8A7795_CLK_S0D3),
136
143
 	DEF_MOD("sceg-pub",		 229,	R8A7795_CLK_CR),
137
144
 	DEF_MOD("cmt3",			 300,	R8A7795_CLK_R),
138
145
 	DEF_MOD("cmt2",			 301,	R8A7795_CLK_R),
139
146
 	DEF_MOD("cmt1",			 302,	R8A7795_CLK_R),
140
147
 	DEF_MOD("cmt0",			 303,	R8A7795_CLK_R),
148
+	DEF_MOD("tpu0",			 304,	R8A7795_CLK_S3D4),
141
149
 	DEF_MOD("scif2",		 310,	R8A7795_CLK_S3D4),
142
150
 	DEF_MOD("sdif3",		 311,	R8A7795_CLK_SD3),
143
151
 	DEF_MOD("sdif2",		 312,	R8A7795_CLK_SD2),
..
..
@@ -154,16 +162,16 @@
154
162
 	DEF_MOD("rwdt",			 402,	R8A7795_CLK_R),
155
163
 	DEF_MOD("intc-ex",		 407,	R8A7795_CLK_CP),
156
164
 	DEF_MOD("intc-ap",		 408,	R8A7795_CLK_S0D3),
157
-	DEF_MOD("audmac1",		 501,	R8A7795_CLK_S0D3),
158
-	DEF_MOD("audmac0",		 502,	R8A7795_CLK_S0D3),
159
-	DEF_MOD("drif7",		 508,	R8A7795_CLK_S3D2),
160
-	DEF_MOD("drif6",		 509,	R8A7795_CLK_S3D2),
161
-	DEF_MOD("drif5",		 510,	R8A7795_CLK_S3D2),
162
-	DEF_MOD("drif4",		 511,	R8A7795_CLK_S3D2),
163
-	DEF_MOD("drif3",		 512,	R8A7795_CLK_S3D2),
164
-	DEF_MOD("drif2",		 513,	R8A7795_CLK_S3D2),
165
-	DEF_MOD("drif1",		 514,	R8A7795_CLK_S3D2),
166
-	DEF_MOD("drif0",		 515,	R8A7795_CLK_S3D2),
165
+	DEF_MOD("audmac1",		 501,	R8A7795_CLK_S1D2),
166
+	DEF_MOD("audmac0",		 502,	R8A7795_CLK_S1D2),
167
+	DEF_MOD("drif31",		 508,	R8A7795_CLK_S3D2),
168
+	DEF_MOD("drif30",		 509,	R8A7795_CLK_S3D2),
169
+	DEF_MOD("drif21",		 510,	R8A7795_CLK_S3D2),
170
+	DEF_MOD("drif20",		 511,	R8A7795_CLK_S3D2),
171
+	DEF_MOD("drif11",		 512,	R8A7795_CLK_S3D2),
172
+	DEF_MOD("drif10",		 513,	R8A7795_CLK_S3D2),
173
+	DEF_MOD("drif01",		 514,	R8A7795_CLK_S3D2),
174
+	DEF_MOD("drif00",		 515,	R8A7795_CLK_S3D2),
167
175
 	DEF_MOD("hscif4",		 516,	R8A7795_CLK_S3D1),
168
176
 	DEF_MOD("hscif3",		 517,	R8A7795_CLK_S3D1),
169
177
 	DEF_MOD("hscif2",		 518,	R8A7795_CLK_S3D1),
..
..
@@ -195,12 +203,16 @@
195
203
 	DEF_MOD("vspi2",		 629,	R8A7795_CLK_S2D1), /* ES1.x */
196
204
 	DEF_MOD("vspi1",		 630,	R8A7795_CLK_S0D1),
197
205
 	DEF_MOD("vspi0",		 631,	R8A7795_CLK_S0D1),
198
-	DEF_MOD("ehci3",		 700,	R8A7795_CLK_S3D4),
199
-	DEF_MOD("ehci2",		 701,	R8A7795_CLK_S3D4),
200
-	DEF_MOD("ehci1",		 702,	R8A7795_CLK_S3D4),
201
-	DEF_MOD("ehci0",		 703,	R8A7795_CLK_S3D4),
202
-	DEF_MOD("hsusb",		 704,	R8A7795_CLK_S3D4),
203
-	DEF_MOD("hsusb3",		 705,	R8A7795_CLK_S3D4),
206
+	DEF_MOD("ehci3",		 700,	R8A7795_CLK_S3D2),
207
+	DEF_MOD("ehci2",		 701,	R8A7795_CLK_S3D2),
208
+	DEF_MOD("ehci1",		 702,	R8A7795_CLK_S3D2),
209
+	DEF_MOD("ehci0",		 703,	R8A7795_CLK_S3D2),
210
+	DEF_MOD("hsusb",		 704,	R8A7795_CLK_S3D2),
211
+	DEF_MOD("hsusb3",		 705,	R8A7795_CLK_S3D2),
212
+	DEF_MOD("cmm3",			 708,	R8A7795_CLK_S2D1),
213
+	DEF_MOD("cmm2",			 709,	R8A7795_CLK_S2D1),
214
+	DEF_MOD("cmm1",			 710,	R8A7795_CLK_S2D1),
215
+	DEF_MOD("cmm0",			 711,	R8A7795_CLK_S2D1),
204
216
 	DEF_MOD("csi21",		 713,	R8A7795_CLK_CSI0), /* ES1.x */
205
217
 	DEF_MOD("csi20",		 714,	R8A7795_CLK_CSI0),
206
218
 	DEF_MOD("csi41",		 715,	R8A7795_CLK_CSI0),
..
..
@@ -237,6 +249,7 @@
237
249
 	DEF_MOD("can-fd",		 914,	R8A7795_CLK_S3D2),
238
250
 	DEF_MOD("can-if1",		 915,	R8A7795_CLK_S3D4),
239
251
 	DEF_MOD("can-if0",		 916,	R8A7795_CLK_S3D4),
252
+	DEF_MOD("rpc-if",		 917,	R8A7795_CLK_RPCD2),
240
253
 	DEF_MOD("i2c6",			 918,	R8A7795_CLK_S0D6),
241
254
 	DEF_MOD("i2c5",			 919,	R8A7795_CLK_S0D6),
242
255
 	DEF_MOD("i2c-dvfs",		 926,	R8A7795_CLK_CP),
..
..
@@ -274,34 +287,34 @@
274
287
 };
275
288
 
276
289
 static const unsigned int r8a7795_crit_mod_clks[] __initconst = {
290
+	MOD_CLK_ID(402),	/* RWDT */
277
291
 	MOD_CLK_ID(408),	/* INTC-AP (GIC) */
278
292
 };
279
-
280
293
 
281
294
 /*
282
295
  * CPG Clock Data
283
296
  */
284
297
 
285
298
 /*
286
- *   MD		EXTAL		PLL0	PLL1	PLL2	PLL3	PLL4
299
+ *   MD		EXTAL		PLL0	PLL1	PLL2	PLL3	PLL4	OSC
287
300
  * 14 13 19 17	(MHz)
288
- *-------------------------------------------------------------------
289
- * 0  0  0  0	16.66 x 1	x180	x192	x144	x192	x144
290
- * 0  0  0  1	16.66 x 1	x180	x192	x144	x128	x144
301
+ *-------------------------------------------------------------------------
302
+ * 0  0  0  0	16.66 x 1	x180	x192	x144	x192	x144	/16
303
+ * 0  0  0  1	16.66 x 1	x180	x192	x144	x128	x144	/16
291
304
  * 0  0  1  0	Prohibited setting
292
- * 0  0  1  1	16.66 x 1	x180	x192	x144	x192	x144
293
- * 0  1  0  0	20    x 1	x150	x160	x120	x160	x120
294
- * 0  1  0  1	20    x 1	x150	x160	x120	x106	x120
305
+ * 0  0  1  1	16.66 x 1	x180	x192	x144	x192	x144	/16
306
+ * 0  1  0  0	20    x 1	x150	x160	x120	x160	x120	/19
307
+ * 0  1  0  1	20    x 1	x150	x160	x120	x106	x120	/19
295
308
  * 0  1  1  0	Prohibited setting
296
- * 0  1  1  1	20    x 1	x150	x160	x120	x160	x120
297
- * 1  0  0  0	25    x 1	x120	x128	x96	x128	x96
298
- * 1  0  0  1	25    x 1	x120	x128	x96	x84	x96
309
+ * 0  1  1  1	20    x 1	x150	x160	x120	x160	x120	/19
310
+ * 1  0  0  0	25    x 1	x120	x128	x96	x128	x96	/24
311
+ * 1  0  0  1	25    x 1	x120	x128	x96	x84	x96	/24
299
312
  * 1  0  1  0	Prohibited setting
300
- * 1  0  1  1	25    x 1	x120	x128	x96	x128	x96
301
- * 1  1  0  0	33.33 / 2	x180	x192	x144	x192	x144
302
- * 1  1  0  1	33.33 / 2	x180	x192	x144	x128	x144
313
+ * 1  0  1  1	25    x 1	x120	x128	x96	x128	x96	/24
314
+ * 1  1  0  0	33.33 / 2	x180	x192	x144	x192	x144	/32
315
+ * 1  1  0  1	33.33 / 2	x180	x192	x144	x128	x144	/32
303
316
  * 1  1  1  0	Prohibited setting
304
- * 1  1  1  1	33.33 / 2	x180	x192	x144	x192	x144
317
+ * 1  1  1  1	33.33 / 2	x180	x192	x144	x192	x144	/32
305
318
  */
306
319
 #define CPG_PLL_CONFIG_INDEX(md)	((((md) & BIT(14)) >> 11) | \
307
320
 					 (((md) & BIT(13)) >> 11) | \
..
..
@@ -309,23 +322,23 @@
309
322
 					 (((md) & BIT(17)) >> 17))
310
323
 
311
324
 static const struct rcar_gen3_cpg_pll_config cpg_pll_configs[16] __initconst = {
312
-	/* EXTAL div	PLL1 mult/div	PLL3 mult/div */
313
-	{ 1,		192,	1,	192,	1,	},
314
-	{ 1,		192,	1,	128,	1,	},
315
-	{ 0, /* Prohibited setting */			},
316
-	{ 1,		192,	1,	192,	1,	},
317
-	{ 1,		160,	1,	160,	1,	},
318
-	{ 1,		160,	1,	106,	1,	},
319
-	{ 0, /* Prohibited setting */			},
320
-	{ 1,		160,	1,	160,	1,	},
321
-	{ 1,		128,	1,	128,	1,	},
322
-	{ 1,		128,	1,	84,	1,	},
323
-	{ 0, /* Prohibited setting */			},
324
-	{ 1,		128,	1,	128,	1,	},
325
-	{ 2,		192,	1,	192,	1,	},
326
-	{ 2,		192,	1,	128,	1,	},
327
-	{ 0, /* Prohibited setting */			},
328
-	{ 2,		192,	1,	192,	1,	},
325
+	/* EXTAL div	PLL1 mult/div	PLL3 mult/div	OSC prediv */
326
+	{ 1,		192,	1,	192,	1,	16,	},
327
+	{ 1,		192,	1,	128,	1,	16,	},
328
+	{ 0, /* Prohibited setting */				},
329
+	{ 1,		192,	1,	192,	1,	16,	},
330
+	{ 1,		160,	1,	160,	1,	19,	},
331
+	{ 1,		160,	1,	106,	1,	19,	},
332
+	{ 0, /* Prohibited setting */				},
333
+	{ 1,		160,	1,	160,	1,	19,	},
334
+	{ 1,		128,	1,	128,	1,	24,	},
335
+	{ 1,		128,	1,	84,	1,	24,	},
336
+	{ 0, /* Prohibited setting */				},
337
+	{ 1,		128,	1,	128,	1,	24,	},
338
+	{ 2,		192,	1,	192,	1,	32,	},
339
+	{ 2,		192,	1,	128,	1,	32,	},
340
+	{ 0, /* Prohibited setting */				},
341
+	{ 2,		192,	1,	192,	1,	32,	},
329
342
 };
330
343
 
331
344
 static const struct soc_device_attribute r8a7795es1[] __initconst = {