change otg to host mode

hc

2024-05-11 04dd17822334871b23ea2862f7798fb0e0007777

 kernel/arch/x86/include/asm/sparsemem.h
..
..
@@ -10,26 +10,32 @@
10
10
  *    field of the struct page
11
11
  *
12
12
  * SECTION_SIZE_BITS		2^n: size of each section
13
- * MAX_PHYSADDR_BITS		2^n: max size of physical address space
14
- * MAX_PHYSMEM_BITS		2^n: how much memory we can have in that space
13
+ * MAX_PHYSMEM_BITS		2^n: max size of physical address space
15
14
  *
16
15
  */
17
16
 
18
17
 #ifdef CONFIG_X86_32
19
18
 # ifdef CONFIG_X86_PAE
20
19
 #  define SECTION_SIZE_BITS	29
21
-#  define MAX_PHYSADDR_BITS	36
22
20
 #  define MAX_PHYSMEM_BITS	36
23
21
 # else
24
22
 #  define SECTION_SIZE_BITS	26
25
-#  define MAX_PHYSADDR_BITS	32
26
23
 #  define MAX_PHYSMEM_BITS	32
27
24
 # endif
28
25
 #else /* CONFIG_X86_32 */
29
26
 # define SECTION_SIZE_BITS	27 /* matt - 128 is convenient right now */
30
-# define MAX_PHYSADDR_BITS	(pgtable_l5_enabled() ? 52 : 44)
31
27
 # define MAX_PHYSMEM_BITS	(pgtable_l5_enabled() ? 52 : 46)
32
28
 #endif
33
29
 
34
30
 #endif /* CONFIG_SPARSEMEM */
31
+
32
+#ifndef __ASSEMBLY__
33
+#ifdef CONFIG_NUMA_KEEP_MEMINFO
34
+extern int phys_to_target_node(phys_addr_t start);
35
+#define phys_to_target_node phys_to_target_node
36
+extern int memory_add_physaddr_to_nid(u64 start);
37
+#define memory_add_physaddr_to_nid memory_add_physaddr_to_nid
38
+#endif
39
+#endif /* __ASSEMBLY__ */
40
+
35
41
 #endif /* _ASM_X86_SPARSEMEM_H */