change otg to host mode

hc

2024-05-11 04dd17822334871b23ea2862f7798fb0e0007777

 kernel/arch/x86/include/asm/pgtable_32.h
..
..
@@ -29,17 +29,8 @@
29
29
 extern pgd_t initial_page_table[1024];
30
30
 extern pmd_t initial_pg_pmd[];
31
31
 
32
-static inline void pgtable_cache_init(void) { }
33
-static inline void check_pgt_cache(void) { }
34
32
 void paging_init(void);
35
33
 void sync_initial_page_table(void);
36
-
37
-/*
38
- * Define this if things work differently on an i386 and an i486:
39
- * it will (on an i486) warn about kernel memory accesses that are
40
- * done without a 'access_ok(VERIFY_WRITE,..)'
41
- */
42
-#undef TEST_ACCESS_OK
43
34
 
44
35
 #ifdef CONFIG_X86_PAE
45
36
 # include <asm/pgtable-3level.h>
..
..
@@ -47,29 +38,17 @@
47
38
 # include <asm/pgtable-2level.h>
48
39
 #endif
49
40
 
50
-#if defined(CONFIG_HIGHPTE)
51
-#define pte_offset_map(dir, address)					\
52
-	((pte_t *)kmap_atomic(pmd_page(*(dir))) +		\
53
-	 pte_index((address)))
54
-#define pte_unmap(pte) kunmap_atomic((pte))
55
-#else
56
-#define pte_offset_map(dir, address)					\
57
-	((pte_t *)page_address(pmd_page(*(dir))) + pte_index((address)))
58
-#define pte_unmap(pte) do { } while (0)
59
-#endif
60
-
61
41
 /* Clear a kernel PTE and flush it from the TLB */
62
42
 #define kpte_clear_flush(ptep, vaddr)		\
63
43
 do {						\
64
44
 	pte_clear(&init_mm, (vaddr), (ptep));	\
65
-	__flush_tlb_one_kernel((vaddr));		\
45
+	flush_tlb_one_kernel((vaddr));		\
66
46
 } while (0)
67
47
 
68
48
 #endif /* !__ASSEMBLY__ */
69
49
 
70
50
 /*
71
- * kern_addr_valid() is (1) for FLATMEM and (0) for
72
- * SPARSEMEM and DISCONTIGMEM
51
+ * kern_addr_valid() is (1) for FLATMEM and (0) for SPARSEMEM
73
52
  */
74
53
 #ifdef CONFIG_FLATMEM
75
54
 #define kern_addr_valid(addr)	(1)