change otg to host mode

hc

2024-05-11 04dd17822334871b23ea2862f7798fb0e0007777

 kernel/arch/arm64/boot/dts/apm/apm-shadowcat.dtsi
..
..
@@ -1,12 +1,8 @@
1
+// SPDX-License-Identifier: GPL-2.0-or-later
1
2
 /*
2
3
  * dts file for AppliedMicro (APM) X-Gene Shadowcat SOC
3
4
  *
4
5
  * Copyright (C) 2015, Applied Micro Circuits Corporation
5
- *
6
- * This program is free software; you can redistribute it and/or
7
- * modify it under the terms of the GNU General Public License as
8
- * published by the Free Software Foundation; either version 2 of
9
- * the License, or (at your option) any later version.
10
6
  */
11
7
 
12
8
 / {
..
..
@@ -21,7 +17,7 @@
21
17
 
22
18
 		cpu@0 {
23
19
 			device_type = "cpu";
24
-			compatible = "apm,strega", "arm,armv8";
20
+			compatible = "apm,strega";
25
21
 			reg = <0x0 0x000>;
26
22
 			enable-method = "spin-table";
27
23
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -31,7 +27,7 @@
31
27
 		};
32
28
 		cpu@1 {
33
29
 			device_type = "cpu";
34
-			compatible = "apm,strega", "arm,armv8";
30
+			compatible = "apm,strega";
35
31
 			reg = <0x0 0x001>;
36
32
 			enable-method = "spin-table";
37
33
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -41,7 +37,7 @@
41
37
 		};
42
38
 		cpu@100 {
43
39
 			device_type = "cpu";
44
-			compatible = "apm,strega", "arm,armv8";
40
+			compatible = "apm,strega";
45
41
 			reg = <0x0 0x100>;
46
42
 			enable-method = "spin-table";
47
43
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -51,7 +47,7 @@
51
47
 		};
52
48
 		cpu@101 {
53
49
 			device_type = "cpu";
54
-			compatible = "apm,strega", "arm,armv8";
50
+			compatible = "apm,strega";
55
51
 			reg = <0x0 0x101>;
56
52
 			enable-method = "spin-table";
57
53
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -61,7 +57,7 @@
61
57
 		};
62
58
 		cpu@200 {
63
59
 			device_type = "cpu";
64
-			compatible = "apm,strega", "arm,armv8";
60
+			compatible = "apm,strega";
65
61
 			reg = <0x0 0x200>;
66
62
 			enable-method = "spin-table";
67
63
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -71,7 +67,7 @@
71
67
 		};
72
68
 		cpu@201 {
73
69
 			device_type = "cpu";
74
-			compatible = "apm,strega", "arm,armv8";
70
+			compatible = "apm,strega";
75
71
 			reg = <0x0 0x201>;
76
72
 			enable-method = "spin-table";
77
73
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -81,7 +77,7 @@
81
77
 		};
82
78
 		cpu@300 {
83
79
 			device_type = "cpu";
84
-			compatible = "apm,strega", "arm,armv8";
80
+			compatible = "apm,strega";
85
81
 			reg = <0x0 0x300>;
86
82
 			enable-method = "spin-table";
87
83
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -91,7 +87,7 @@
91
87
 		};
92
88
 		cpu@301 {
93
89
 			device_type = "cpu";
94
-			compatible = "apm,strega", "arm,armv8";
90
+			compatible = "apm,strega";
95
91
 			reg = <0x0 0x301>;
96
92
 			enable-method = "spin-table";
97
93
 			cpu-release-addr = <0x1 0x0000fff8>;
..
..
@@ -713,13 +709,13 @@
713
709
 		dwgpio: gpio@1c024000 {
714
710
 			compatible = "snps,dw-apb-gpio";
715
711
 			reg = <0x0 0x1c024000 0x0 0x1000>;
716
-			reg-io-width = <4>;
717
712
 			#address-cells = <1>;
718
713
 			#size-cells = <0>;
719
714
 
720
715
 			porta: gpio-controller@0 {
721
716
 				compatible = "snps,dw-apb-gpio-port";
722
717
 				gpio-controller;
718
+				#gpio-cells = <2>;
723
719
 				snps,nr-gpios = <32>;
724
720
 				reg = <0>;
725
721
 			};