移去rt

hc

2023-12-08 01573e231f18eb2d99162747186f59511f56b64d

 kernel/include/linux/soc/ti/ti_sci_protocol.h
..
..
@@ -2,7 +2,7 @@
2
2
 /*
3
3
  * Texas Instruments System Control Interface Protocol
4
4
  *
5
- * Copyright (C) 2015-2016 Texas Instruments Incorporated - http://www.ti.com/
5
+ * Copyright (C) 2015-2016 Texas Instruments Incorporated - https://www.ti.com/
6
6
  *	Nishanth Menon
7
7
  */
8
8
 
..
..
@@ -97,7 +97,10 @@
97
97
  */
98
98
 struct ti_sci_dev_ops {
99
99
 	int (*get_device)(const struct ti_sci_handle *handle, u32 id);
100
+	int (*get_device_exclusive)(const struct ti_sci_handle *handle, u32 id);
100
101
 	int (*idle_device)(const struct ti_sci_handle *handle, u32 id);
102
+	int (*idle_device_exclusive)(const struct ti_sci_handle *handle,
103
+				     u32 id);
101
104
 	int (*put_device)(const struct ti_sci_handle *handle, u32 id);
102
105
 	int (*is_valid)(const struct ti_sci_handle *handle, u32 id);
103
106
 	int (*get_context_loss_count)(const struct ti_sci_handle *handle,
..
..
@@ -166,41 +169,343 @@
166
169
  * managed by driver for that purpose.
167
170
  */
168
171
 struct ti_sci_clk_ops {
169
-	int (*get_clock)(const struct ti_sci_handle *handle, u32 did, u8 cid,
172
+	int (*get_clock)(const struct ti_sci_handle *handle, u32 did, u32 cid,
170
173
 			 bool needs_ssc, bool can_change_freq,
171
174
 			 bool enable_input_term);
172
-	int (*idle_clock)(const struct ti_sci_handle *handle, u32 did, u8 cid);
173
-	int (*put_clock)(const struct ti_sci_handle *handle, u32 did, u8 cid);
174
-	int (*is_auto)(const struct ti_sci_handle *handle, u32 did, u8 cid,
175
+	int (*idle_clock)(const struct ti_sci_handle *handle, u32 did, u32 cid);
176
+	int (*put_clock)(const struct ti_sci_handle *handle, u32 did, u32 cid);
177
+	int (*is_auto)(const struct ti_sci_handle *handle, u32 did, u32 cid,
175
178
 		       bool *req_state);
176
-	int (*is_on)(const struct ti_sci_handle *handle, u32 did, u8 cid,
179
+	int (*is_on)(const struct ti_sci_handle *handle, u32 did, u32 cid,
177
180
 		     bool *req_state, bool *current_state);
178
-	int (*is_off)(const struct ti_sci_handle *handle, u32 did, u8 cid,
181
+	int (*is_off)(const struct ti_sci_handle *handle, u32 did, u32 cid,
179
182
 		      bool *req_state, bool *current_state);
180
-	int (*set_parent)(const struct ti_sci_handle *handle, u32 did, u8 cid,
181
-			  u8 parent_id);
182
-	int (*get_parent)(const struct ti_sci_handle *handle, u32 did, u8 cid,
183
-			  u8 *parent_id);
183
+	int (*set_parent)(const struct ti_sci_handle *handle, u32 did, u32 cid,
184
+			  u32 parent_id);
185
+	int (*get_parent)(const struct ti_sci_handle *handle, u32 did, u32 cid,
186
+			  u32 *parent_id);
184
187
 	int (*get_num_parents)(const struct ti_sci_handle *handle, u32 did,
185
-			       u8 cid, u8 *num_parents);
188
+			       u32 cid, u32 *num_parents);
186
189
 	int (*get_best_match_freq)(const struct ti_sci_handle *handle, u32 did,
187
-				   u8 cid, u64 min_freq, u64 target_freq,
190
+				   u32 cid, u64 min_freq, u64 target_freq,
188
191
 				   u64 max_freq, u64 *match_freq);
189
-	int (*set_freq)(const struct ti_sci_handle *handle, u32 did, u8 cid,
192
+	int (*set_freq)(const struct ti_sci_handle *handle, u32 did, u32 cid,
190
193
 			u64 min_freq, u64 target_freq, u64 max_freq);
191
-	int (*get_freq)(const struct ti_sci_handle *handle, u32 did, u8 cid,
194
+	int (*get_freq)(const struct ti_sci_handle *handle, u32 did, u32 cid,
192
195
 			u64 *current_freq);
196
+};
197
+
198
+/**
199
+ * struct ti_sci_rm_core_ops - Resource management core operations
200
+ * @get_range:		Get a range of resources belonging to ti sci host.
201
+ * @get_rage_from_shost:	Get a range of resources belonging to
202
+ *				specified host id.
203
+ *			- s_host: Host processing entity to which the
204
+ *				  resources are allocated
205
+ *
206
+ * NOTE: for these functions, all the parameters are consolidated and defined
207
+ * as below:
208
+ * - handle:	Pointer to TISCI handle as retrieved by *ti_sci_get_handle
209
+ * - dev_id:	TISCI device ID.
210
+ * - subtype:	Resource assignment subtype that is being requested
211
+ *		from the given device.
212
+ * - range_start:	Start index of the resource range
213
+ * - range_end:		Number of resources in the range
214
+ */
215
+struct ti_sci_rm_core_ops {
216
+	int (*get_range)(const struct ti_sci_handle *handle, u32 dev_id,
217
+			 u8 subtype, u16 *range_start, u16 *range_num);
218
+	int (*get_range_from_shost)(const struct ti_sci_handle *handle,
219
+				    u32 dev_id, u8 subtype, u8 s_host,
220
+				    u16 *range_start, u16 *range_num);
221
+};
222
+
223
+#define TI_SCI_RESASG_SUBTYPE_IR_OUTPUT		0
224
+#define TI_SCI_RESASG_SUBTYPE_IA_VINT		0xa
225
+#define TI_SCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT	0xd
226
+/**
227
+ * struct ti_sci_rm_irq_ops: IRQ management operations
228
+ * @set_irq:		Set an IRQ route between the requested source
229
+ *			and destination
230
+ * @set_event_map:	Set an Event based peripheral irq to Interrupt
231
+ *			Aggregator.
232
+ * @free_irq:		Free an IRQ route between the requested source
233
+ *			and destination.
234
+ * @free_event_map:	Free an event based peripheral irq to Interrupt
235
+ *			Aggregator.
236
+ */
237
+struct ti_sci_rm_irq_ops {
238
+	int (*set_irq)(const struct ti_sci_handle *handle, u16 src_id,
239
+		       u16 src_index, u16 dst_id, u16 dst_host_irq);
240
+	int (*set_event_map)(const struct ti_sci_handle *handle, u16 src_id,
241
+			     u16 src_index, u16 ia_id, u16 vint,
242
+			     u16 global_event, u8 vint_status_bit);
243
+	int (*free_irq)(const struct ti_sci_handle *handle, u16 src_id,
244
+			u16 src_index, u16 dst_id, u16 dst_host_irq);
245
+	int (*free_event_map)(const struct ti_sci_handle *handle, u16 src_id,
246
+			      u16 src_index, u16 ia_id, u16 vint,
247
+			      u16 global_event, u8 vint_status_bit);
248
+};
249
+
250
+/* RA config.addr_lo parameter is valid for RM ring configure TI_SCI message */
251
+#define TI_SCI_MSG_VALUE_RM_RING_ADDR_LO_VALID	BIT(0)
252
+/* RA config.addr_hi parameter is valid for RM ring configure TI_SCI message */
253
+#define TI_SCI_MSG_VALUE_RM_RING_ADDR_HI_VALID	BIT(1)
254
+ /* RA config.count parameter is valid for RM ring configure TI_SCI message */
255
+#define TI_SCI_MSG_VALUE_RM_RING_COUNT_VALID	BIT(2)
256
+/* RA config.mode parameter is valid for RM ring configure TI_SCI message */
257
+#define TI_SCI_MSG_VALUE_RM_RING_MODE_VALID	BIT(3)
258
+/* RA config.size parameter is valid for RM ring configure TI_SCI message */
259
+#define TI_SCI_MSG_VALUE_RM_RING_SIZE_VALID	BIT(4)
260
+/* RA config.order_id parameter is valid for RM ring configure TISCI message */
261
+#define TI_SCI_MSG_VALUE_RM_RING_ORDER_ID_VALID	BIT(5)
262
+
263
+#define TI_SCI_MSG_VALUE_RM_ALL_NO_ORDER \
264
+	(TI_SCI_MSG_VALUE_RM_RING_ADDR_LO_VALID | \
265
+	TI_SCI_MSG_VALUE_RM_RING_ADDR_HI_VALID | \
266
+	TI_SCI_MSG_VALUE_RM_RING_COUNT_VALID | \
267
+	TI_SCI_MSG_VALUE_RM_RING_MODE_VALID | \
268
+	TI_SCI_MSG_VALUE_RM_RING_SIZE_VALID)
269
+
270
+/**
271
+ * struct ti_sci_rm_ringacc_ops - Ring Accelerator Management operations
272
+ * @config: configure the SoC Navigator Subsystem Ring Accelerator ring
273
+ * @get_config: get the SoC Navigator Subsystem Ring Accelerator ring
274
+ *		configuration
275
+ */
276
+struct ti_sci_rm_ringacc_ops {
277
+	int (*config)(const struct ti_sci_handle *handle,
278
+		      u32 valid_params, u16 nav_id, u16 index,
279
+		      u32 addr_lo, u32 addr_hi, u32 count, u8 mode,
280
+		      u8 size, u8 order_id
281
+	);
282
+	int (*get_config)(const struct ti_sci_handle *handle,
283
+			  u32 nav_id, u32 index, u8 *mode,
284
+			  u32 *addr_lo, u32 *addr_hi, u32 *count,
285
+			  u8 *size, u8 *order_id);
286
+};
287
+
288
+/**
289
+ * struct ti_sci_rm_psil_ops - PSI-L thread operations
290
+ * @pair: pair PSI-L source thread to a destination thread.
291
+ *	If the src_thread is mapped to UDMA tchan, the corresponding channel's
292
+ *	TCHAN_THRD_ID register is updated.
293
+ *	If the dst_thread is mapped to UDMA rchan, the corresponding channel's
294
+ *	RCHAN_THRD_ID register is updated.
295
+ * @unpair: unpair PSI-L source thread from a destination thread.
296
+ *	If the src_thread is mapped to UDMA tchan, the corresponding channel's
297
+ *	TCHAN_THRD_ID register is cleared.
298
+ *	If the dst_thread is mapped to UDMA rchan, the corresponding channel's
299
+ *	RCHAN_THRD_ID register is cleared.
300
+ */
301
+struct ti_sci_rm_psil_ops {
302
+	int (*pair)(const struct ti_sci_handle *handle, u32 nav_id,
303
+		    u32 src_thread, u32 dst_thread);
304
+	int (*unpair)(const struct ti_sci_handle *handle, u32 nav_id,
305
+		      u32 src_thread, u32 dst_thread);
306
+};
307
+
308
+/* UDMAP channel types */
309
+#define TI_SCI_RM_UDMAP_CHAN_TYPE_PKT_PBRR		2
310
+#define TI_SCI_RM_UDMAP_CHAN_TYPE_PKT_PBRR_SB		3	/* RX only */
311
+#define TI_SCI_RM_UDMAP_CHAN_TYPE_3RDP_PBRR		10
312
+#define TI_SCI_RM_UDMAP_CHAN_TYPE_3RDP_PBVR		11
313
+#define TI_SCI_RM_UDMAP_CHAN_TYPE_3RDP_BCOPY_PBRR	12
314
+#define TI_SCI_RM_UDMAP_CHAN_TYPE_3RDP_BCOPY_PBVR	13
315
+
316
+#define TI_SCI_RM_UDMAP_RX_FLOW_DESC_HOST		0
317
+#define TI_SCI_RM_UDMAP_RX_FLOW_DESC_MONO		2
318
+
319
+#define TI_SCI_RM_UDMAP_CHAN_BURST_SIZE_64_BYTES	1
320
+#define TI_SCI_RM_UDMAP_CHAN_BURST_SIZE_128_BYTES	2
321
+#define TI_SCI_RM_UDMAP_CHAN_BURST_SIZE_256_BYTES	3
322
+
323
+/* UDMAP TX/RX channel valid_params common declarations */
324
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID		BIT(0)
325
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID                BIT(1)
326
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID            BIT(2)
327
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID           BIT(3)
328
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID              BIT(4)
329
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_VALID             BIT(5)
330
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_QOS_VALID                  BIT(6)
331
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_VALID             BIT(7)
332
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIORITY_VALID       BIT(8)
333
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_VALID		BIT(14)
334
+
335
+/**
336
+ * Configures a Navigator Subsystem UDMAP transmit channel
337
+ *
338
+ * Configures a Navigator Subsystem UDMAP transmit channel registers.
339
+ * See @ti_sci_msg_rm_udmap_tx_ch_cfg_req
340
+ */
341
+struct ti_sci_msg_rm_udmap_tx_ch_cfg {
342
+	u32 valid_params;
343
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_EINFO_VALID        BIT(9)
344
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_PSWORDS_VALID      BIT(10)
345
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_SUPR_TDPKT_VALID        BIT(11)
346
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_CREDIT_COUNT_VALID      BIT(12)
347
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_FDEPTH_VALID            BIT(13)
348
+	u16 nav_id;
349
+	u16 index;
350
+	u8 tx_pause_on_err;
351
+	u8 tx_filt_einfo;
352
+	u8 tx_filt_pswords;
353
+	u8 tx_atype;
354
+	u8 tx_chan_type;
355
+	u8 tx_supr_tdpkt;
356
+	u16 tx_fetch_size;
357
+	u8 tx_credit_count;
358
+	u16 txcq_qnum;
359
+	u8 tx_priority;
360
+	u8 tx_qos;
361
+	u8 tx_orderid;
362
+	u16 fdepth;
363
+	u8 tx_sched_priority;
364
+	u8 tx_burst_size;
365
+};
366
+
367
+/**
368
+ * Configures a Navigator Subsystem UDMAP receive channel
369
+ *
370
+ * Configures a Navigator Subsystem UDMAP receive channel registers.
371
+ * See @ti_sci_msg_rm_udmap_rx_ch_cfg_req
372
+ */
373
+struct ti_sci_msg_rm_udmap_rx_ch_cfg {
374
+	u32 valid_params;
375
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_START_VALID      BIT(9)
376
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_CNT_VALID        BIT(10)
377
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_SHORT_VALID      BIT(11)
378
+#define TI_SCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_LONG_VALID       BIT(12)
379
+	u16 nav_id;
380
+	u16 index;
381
+	u16 rx_fetch_size;
382
+	u16 rxcq_qnum;
383
+	u8 rx_priority;
384
+	u8 rx_qos;
385
+	u8 rx_orderid;
386
+	u8 rx_sched_priority;
387
+	u16 flowid_start;
388
+	u16 flowid_cnt;
389
+	u8 rx_pause_on_err;
390
+	u8 rx_atype;
391
+	u8 rx_chan_type;
392
+	u8 rx_ignore_short;
393
+	u8 rx_ignore_long;
394
+	u8 rx_burst_size;
395
+};
396
+
397
+/**
398
+ * Configures a Navigator Subsystem UDMAP receive flow
399
+ *
400
+ * Configures a Navigator Subsystem UDMAP receive flow's registers.
401
+ * See @tis_ci_msg_rm_udmap_flow_cfg_req
402
+ */
403
+struct ti_sci_msg_rm_udmap_flow_cfg {
404
+	u32 valid_params;
405
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_EINFO_PRESENT_VALID	BIT(0)
406
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_PSINFO_PRESENT_VALID     BIT(1)
407
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_ERROR_HANDLING_VALID     BIT(2)
408
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DESC_TYPE_VALID          BIT(3)
409
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_SOP_OFFSET_VALID         BIT(4)
410
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID          BIT(5)
411
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_VALID         BIT(6)
412
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_VALID         BIT(7)
413
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_VALID        BIT(8)
414
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_VALID        BIT(9)
415
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_SEL_VALID     BIT(10)
416
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_SEL_VALID     BIT(11)
417
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_SEL_VALID    BIT(12)
418
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_SEL_VALID    BIT(13)
419
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID      BIT(14)
420
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID          BIT(15)
421
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID          BIT(16)
422
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID          BIT(17)
423
+#define TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_PS_LOCATION_VALID        BIT(18)
424
+	u16 nav_id;
425
+	u16 flow_index;
426
+	u8 rx_einfo_present;
427
+	u8 rx_psinfo_present;
428
+	u8 rx_error_handling;
429
+	u8 rx_desc_type;
430
+	u16 rx_sop_offset;
431
+	u16 rx_dest_qnum;
432
+	u8 rx_src_tag_hi;
433
+	u8 rx_src_tag_lo;
434
+	u8 rx_dest_tag_hi;
435
+	u8 rx_dest_tag_lo;
436
+	u8 rx_src_tag_hi_sel;
437
+	u8 rx_src_tag_lo_sel;
438
+	u8 rx_dest_tag_hi_sel;
439
+	u8 rx_dest_tag_lo_sel;
440
+	u16 rx_fdq0_sz0_qnum;
441
+	u16 rx_fdq1_qnum;
442
+	u16 rx_fdq2_qnum;
443
+	u16 rx_fdq3_qnum;
444
+	u8 rx_ps_location;
445
+};
446
+
447
+/**
448
+ * struct ti_sci_rm_udmap_ops - UDMA Management operations
449
+ * @tx_ch_cfg: configure SoC Navigator Subsystem UDMA transmit channel.
450
+ * @rx_ch_cfg: configure SoC Navigator Subsystem UDMA receive channel.
451
+ * @rx_flow_cfg1: configure SoC Navigator Subsystem UDMA receive flow.
452
+ */
453
+struct ti_sci_rm_udmap_ops {
454
+	int (*tx_ch_cfg)(const struct ti_sci_handle *handle,
455
+			 const struct ti_sci_msg_rm_udmap_tx_ch_cfg *params);
456
+	int (*rx_ch_cfg)(const struct ti_sci_handle *handle,
457
+			 const struct ti_sci_msg_rm_udmap_rx_ch_cfg *params);
458
+	int (*rx_flow_cfg)(const struct ti_sci_handle *handle,
459
+			   const struct ti_sci_msg_rm_udmap_flow_cfg *params);
460
+};
461
+
462
+/**
463
+ * struct ti_sci_proc_ops - Processor Control operations
464
+ * @request:	Request to control a physical processor. The requesting host
465
+ *		should be in the processor access list
466
+ * @release:	Relinquish a physical processor control
467
+ * @handover:	Handover a physical processor control to another host
468
+ *		in the permitted list
469
+ * @set_config:	Set base configuration of a processor
470
+ * @set_control: Setup limited control flags in specific cases
471
+ * @get_status: Get the state of physical processor
472
+ *
473
+ * NOTE: The following paramteres are generic in nature for all these ops,
474
+ * -handle:	Pointer to TI SCI handle as retrieved by *ti_sci_get_handle
475
+ * -pid:	Processor ID
476
+ * -hid:	Host ID
477
+ */
478
+struct ti_sci_proc_ops {
479
+	int (*request)(const struct ti_sci_handle *handle, u8 pid);
480
+	int (*release)(const struct ti_sci_handle *handle, u8 pid);
481
+	int (*handover)(const struct ti_sci_handle *handle, u8 pid, u8 hid);
482
+	int (*set_config)(const struct ti_sci_handle *handle, u8 pid,
483
+			  u64 boot_vector, u32 cfg_set, u32 cfg_clr);
484
+	int (*set_control)(const struct ti_sci_handle *handle, u8 pid,
485
+			   u32 ctrl_set, u32 ctrl_clr);
486
+	int (*get_status)(const struct ti_sci_handle *handle, u8 pid,
487
+			  u64 *boot_vector, u32 *cfg_flags, u32 *ctrl_flags,
488
+			  u32 *status_flags);
193
489
 };
194
490
 
195
491
 /**
196
492
  * struct ti_sci_ops - Function support for TI SCI
197
493
  * @dev_ops:	Device specific operations
198
494
  * @clk_ops:	Clock specific operations
495
+ * @rm_core_ops:	Resource management core operations.
496
+ * @rm_irq_ops:		IRQ management specific operations
497
+ * @proc_ops:	Processor Control specific operations
199
498
  */
200
499
 struct ti_sci_ops {
201
500
 	struct ti_sci_core_ops core_ops;
202
501
 	struct ti_sci_dev_ops dev_ops;
203
502
 	struct ti_sci_clk_ops clk_ops;
503
+	struct ti_sci_rm_core_ops rm_core_ops;
504
+	struct ti_sci_rm_irq_ops rm_irq_ops;
505
+	struct ti_sci_rm_ringacc_ops rm_ring_ops;
506
+	struct ti_sci_rm_psil_ops rm_psil_ops;
507
+	struct ti_sci_rm_udmap_ops rm_udmap_ops;
508
+	struct ti_sci_proc_ops proc_ops;
204
509
 };
205
510
 
206
511
 /**
..
..
@@ -213,10 +518,50 @@
213
518
 	struct ti_sci_ops ops;
214
519
 };
215
520
 
521
+#define TI_SCI_RESOURCE_NULL	0xffff
522
+
523
+/**
524
+ * struct ti_sci_resource_desc - Description of TI SCI resource instance range.
525
+ * @start:	Start index of the resource.
526
+ * @num:	Number of resources.
527
+ * @res_map:	Bitmap to manage the allocation of these resources.
528
+ */
529
+struct ti_sci_resource_desc {
530
+	u16 start;
531
+	u16 num;
532
+	unsigned long *res_map;
533
+};
534
+
535
+/**
536
+ * struct ti_sci_resource - Structure representing a resource assigned
537
+ *			    to a device.
538
+ * @sets:	Number of sets available from this resource type
539
+ * @lock:	Lock to guard the res map in each set.
540
+ * @desc:	Array of resource descriptors.
541
+ */
542
+struct ti_sci_resource {
543
+	u16 sets;
544
+	raw_spinlock_t lock;
545
+	struct ti_sci_resource_desc *desc;
546
+};
547
+
216
548
 #if IS_ENABLED(CONFIG_TI_SCI_PROTOCOL)
217
549
 const struct ti_sci_handle *ti_sci_get_handle(struct device *dev);
218
550
 int ti_sci_put_handle(const struct ti_sci_handle *handle);
219
551
 const struct ti_sci_handle *devm_ti_sci_get_handle(struct device *dev);
552
+const struct ti_sci_handle *ti_sci_get_by_phandle(struct device_node *np,
553
+						  const char *property);
554
+const struct ti_sci_handle *devm_ti_sci_get_by_phandle(struct device *dev,
555
+						       const char *property);
556
+u16 ti_sci_get_free_resource(struct ti_sci_resource *res);
557
+void ti_sci_release_resource(struct ti_sci_resource *res, u16 id);
558
+u32 ti_sci_get_num_resources(struct ti_sci_resource *res);
559
+struct ti_sci_resource *
560
+devm_ti_sci_get_of_resource(const struct ti_sci_handle *handle,
561
+			    struct device *dev, u32 dev_id, char *of_prop);
562
+struct ti_sci_resource *
563
+devm_ti_sci_get_resource(const struct ti_sci_handle *handle, struct device *dev,
564
+			 u32 dev_id, u32 sub_type);
220
565
 
221
566
 #else	/* CONFIG_TI_SCI_PROTOCOL */
222
567
 
..
..
@@ -236,6 +581,47 @@
236
581
 	return ERR_PTR(-EINVAL);
237
582
 }
238
583
 
584
+static inline
585
+const struct ti_sci_handle *ti_sci_get_by_phandle(struct device_node *np,
586
+						  const char *property)
587
+{
588
+	return ERR_PTR(-EINVAL);
589
+}
590
+
591
+static inline
592
+const struct ti_sci_handle *devm_ti_sci_get_by_phandle(struct device *dev,
593
+						       const char *property)
594
+{
595
+	return ERR_PTR(-EINVAL);
596
+}
597
+
598
+static inline u16 ti_sci_get_free_resource(struct ti_sci_resource *res)
599
+{
600
+	return TI_SCI_RESOURCE_NULL;
601
+}
602
+
603
+static inline void ti_sci_release_resource(struct ti_sci_resource *res, u16 id)
604
+{
605
+}
606
+
607
+static inline u32 ti_sci_get_num_resources(struct ti_sci_resource *res)
608
+{
609
+	return 0;
610
+}
611
+
612
+static inline struct ti_sci_resource *
613
+devm_ti_sci_get_of_resource(const struct ti_sci_handle *handle,
614
+			    struct device *dev, u32 dev_id, char *of_prop)
615
+{
616
+	return ERR_PTR(-EINVAL);
617
+}
618
+
619
+static inline struct ti_sci_resource *
620
+devm_ti_sci_get_resource(const struct ti_sci_handle *handle, struct device *dev,
621
+			 u32 dev_id, u32 sub_type)
622
+{
623
+	return ERR_PTR(-EINVAL);
624
+}
239
625
 #endif	/* CONFIG_TI_SCI_PROTOCOL */
240
626
 
241
627
 #endif	/* __TISCI_PROTOCOL_H */