移去rt

hc

2023-12-08 01573e231f18eb2d99162747186f59511f56b64d

 kernel/drivers/video/fbdev/omap2/omapfb/dss/dss.h
..
..
@@ -1,3 +1,4 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*
2
3
  * linux/drivers/video/omap2/dss/dss.h
3
4
  *
..
..
@@ -6,18 +7,6 @@
6
7
  *
7
8
  * Some code and ideas taken from drivers/video/omap/ driver
8
9
  * by Imre Deak.
9
- *
10
- * This program is free software; you can redistribute it and/or modify it
11
- * under the terms of the GNU General Public License version 2 as published by
12
- * the Free Software Foundation.
13
- *
14
- * This program is distributed in the hope that it will be useful, but WITHOUT
15
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
16
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
17
- * more details.
18
- *
19
- * You should have received a copy of the GNU General Public License along with
20
- * this program.  If not, see <http://www.gnu.org/licenses/>.
21
10
  */
22
11
 
23
12
 #ifndef __OMAP2_DSS_H
..
..
@@ -98,17 +87,6 @@
98
87
 enum dss_dsi_content_type {
99
88
 	DSS_DSI_CONTENT_DCS,
100
89
 	DSS_DSI_CONTENT_GENERIC,
101
-};
102
-
103
-enum dss_writeback_channel {
104
-	DSS_WB_LCD1_MGR =	0,
105
-	DSS_WB_LCD2_MGR =	1,
106
-	DSS_WB_TV_MGR =		2,
107
-	DSS_WB_OVL0 =		3,
108
-	DSS_WB_OVL1 =		4,
109
-	DSS_WB_OVL2 =		5,
110
-	DSS_WB_OVL3 =		6,
111
-	DSS_WB_LCD3_MGR =	7,
112
90
 };
113
91
 
114
92
 enum dss_pll_id {
..
..
@@ -214,7 +192,7 @@
214
192
 int dss_dsi_enable_pads(int dsi_id, unsigned lane_mask);
215
193
 void dss_dsi_disable_pads(int dsi_id, unsigned lane_mask);
216
194
 int dss_set_min_bus_tput(struct device *dev, unsigned long tput);
217
-int dss_debugfs_create_file(const char *name, void (*write)(struct seq_file *));
195
+void dss_debugfs_create_file(const char *name, void (*write)(struct seq_file *));
218
196
 
219
197
 /* display */
220
198
 int dss_suspend_all_devices(void);
..
..
@@ -414,15 +392,6 @@
414
392
 		struct dispc_clock_info *cinfo);
415
393
 void dispc_set_tv_pclk(unsigned long pclk);
416
394
 
417
-u32 dispc_wb_get_framedone_irq(void);
418
-bool dispc_wb_go_busy(void);
419
-void dispc_wb_go(void);
420
-void dispc_wb_enable(bool enable);
421
-bool dispc_wb_is_enabled(void);
422
-void dispc_wb_set_channel_in(enum dss_writeback_channel channel);
423
-int dispc_wb_setup(const struct omap_dss_writeback_info *wi,
424
-		bool mem_to_mem, const struct omap_video_timings *timings);
425
-
426
395
 u32 dispc_read_irqstatus(void);
427
396
 void dispc_clear_irqstatus(u32 mask);
428
397
 u32 dispc_read_irqenable(void);
..
..
@@ -471,10 +440,6 @@
471
440
 
472
441
 int hdmi5_init_platform_driver(void) __init;
473
442
 void hdmi5_uninit_platform_driver(void);
474
-
475
-/* RFBI */
476
-int rfbi_init_platform_driver(void) __init;
477
-void rfbi_uninit_platform_driver(void);
478
443
 
479
444
 
480
445
 #ifdef CONFIG_FB_OMAP2_DSS_COLLECT_IRQ_STATS