.. | .. |
---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
---|
1 | 2 | /* |
---|
2 | | - * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/ |
---|
3 | | - * |
---|
4 | | - * This program is free software; you can redistribute it and/or modify |
---|
5 | | - * it under the terms of the GNU General Public License version 2 as |
---|
6 | | - * published by the Free Software Foundation. |
---|
| 3 | + * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/ |
---|
7 | 4 | */ |
---|
8 | 5 | |
---|
9 | 6 | /* |
---|
.. | .. |
---|
23 | 20 | &am33xx_pinmux { |
---|
24 | 21 | uart1_pins: pinmux_uart1_pins { |
---|
25 | 22 | pinctrl-single,pins = < |
---|
26 | | - AM33XX_IOPAD(0x980, PIN_INPUT | MUX_MODE0) /* uart1_rxd */ |
---|
27 | | - AM33XX_IOPAD(0x984, PIN_INPUT | MUX_MODE0) /* uart1_txd */ |
---|
28 | | - AM33XX_IOPAD(0x978, PIN_INPUT_PULLDOWN | MUX_MODE0) /* uart1_ctsn */ |
---|
29 | | - AM33XX_IOPAD(0x97c, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart1_rtsn */ |
---|
30 | | - AM33XX_IOPAD(0x8e0, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* lcd_vsync.gpio2[22] DTR */ |
---|
31 | | - AM33XX_IOPAD(0x8e4, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */ |
---|
32 | | - AM33XX_IOPAD(0x8e8, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_pclk.gpio2[24] DCD */ |
---|
33 | | - AM33XX_IOPAD(0x8ec, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_ac_bias_en.gpio2[25] RI */ |
---|
| 23 | + AM33XX_PADCONF(AM335X_PIN_UART1_RXD, PIN_INPUT, MUX_MODE0) |
---|
| 24 | + AM33XX_PADCONF(AM335X_PIN_UART1_TXD, PIN_INPUT, MUX_MODE0) |
---|
| 25 | + AM33XX_PADCONF(AM335X_PIN_UART1_CTSN, PIN_INPUT_PULLDOWN, MUX_MODE0) |
---|
| 26 | + AM33XX_PADCONF(AM335X_PIN_UART1_RTSN, PIN_OUTPUT_PULLDOWN, MUX_MODE0) |
---|
| 27 | + AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* lcd_vsync.gpio2[22] DTR */ |
---|
| 28 | + AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */ |
---|
| 29 | + AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_pclk.gpio2[24] DCD */ |
---|
| 30 | + AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_ac_bias_en.gpio2[25] RI */ |
---|
| 31 | + >; |
---|
| 32 | + }; |
---|
| 33 | + |
---|
| 34 | + mmc1_pins: pinmux_mmc1_pins { |
---|
| 35 | + pinctrl-single,pins = < |
---|
| 36 | + AM33XX_PADCONF(AM335X_PIN_GPMC_AD15, PIN_INPUT, MUX_MODE7) /* MMC1 CD */ |
---|
34 | 37 | >; |
---|
35 | 38 | }; |
---|
36 | 39 | }; |
---|
.. | .. |
---|
68 | 71 | }; |
---|
69 | 72 | |
---|
70 | 73 | &cpsw_emac1 { |
---|
71 | | - phy-mode = "rgmii-txid"; |
---|
| 74 | + phy-mode = "rgmii-id"; |
---|
72 | 75 | dual_emac_res_vlan = <2>; |
---|
73 | 76 | phy-handle = <&phy1>; |
---|
74 | 77 | }; |
---|
75 | 78 | |
---|
76 | | -&phy_sel { |
---|
77 | | - rmii-clock-ext = <1>; |
---|
| 79 | +&mmc1 { |
---|
| 80 | + pinctrl-names = "default"; |
---|
| 81 | + pinctrl-0 = <&mmc1_pins>; |
---|
| 82 | + cd-gpios = <&gpio1 15 GPIO_ACTIVE_LOW>; |
---|
78 | 83 | }; |
---|