移去rt

hc

2023-12-08 01573e231f18eb2d99162747186f59511f56b64d

 kernel/Documentation/devicetree/bindings/phy/nvidia,tegra124-xusb-padctl.txt
..
..
@@ -36,11 +36,37 @@
36
36
   - Tegra124: "nvidia,tegra124-xusb-padctl"
37
37
   - Tegra132: "nvidia,tegra132-xusb-padctl", "nvidia,tegra124-xusb-padctl"
38
38
   - Tegra210: "nvidia,tegra210-xusb-padctl"
39
+  - Tegra186: "nvidia,tegra186-xusb-padctl"
40
+  - Tegra194: "nvidia,tegra194-xusb-padctl"
39
41
 - reg: Physical base address and length of the controller's registers.
40
42
 - resets: Must contain an entry for each entry in reset-names.
41
43
 - reset-names: Must include the following entries:
42
44
   - "padctl"
43
45
 
46
+For Tegra124:
47
+- avdd-pll-utmip-supply: UTMI PLL power supply. Must supply 1.8 V.
48
+- avdd-pll-erefe-supply: PLLE reference PLL power supply. Must supply 1.05 V.
49
+- avdd-pex-pll-supply: PCIe/USB3 PLL power supply. Must supply 1.05 V.
50
+- hvdd-pex-pll-e-supply: High-voltage PLLE power supply. Must supply 3.3 V.
51
+
52
+For Tegra210:
53
+- avdd-pll-utmip-supply: UTMI PLL power supply. Must supply 1.8 V.
54
+- avdd-pll-uerefe-supply: PLLE reference PLL power supply. Must supply 1.05 V.
55
+- dvdd-pex-pll-supply: PCIe/USB3 PLL power supply. Must supply 1.05 V.
56
+- hvdd-pex-pll-e-supply: High-voltage PLLE power supply. Must supply 1.8 V.
57
+
58
+For Tegra186:
59
+- avdd-pll-erefeut-supply: UPHY brick and reference clock as well as UTMI PHY
60
+  power supply. Must supply 1.8 V.
61
+- avdd-usb-supply: USB I/Os, VBUS, ID, REXT, D+/D- power supply. Must supply
62
+  3.3 V.
63
+- vclamp-usb-supply: Bias rail for USB pad. Must supply 1.8 V.
64
+- vddio-hsic-supply: HSIC PHY power supply. Must supply 1.2 V.
65
+
66
+For Tegra194:
67
+- avdd-usb-supply: USB I/Os, VBUS, ID, REXT, D+/D- power supply. Must supply
68
+  3.3 V.
69
+- vclamp-usb-supply: Bias rail for USB pad. Must supply 1.8 V.
44
70
 
45
71
 Pad nodes:
46
72
 ==========
..
..
@@ -133,6 +159,11 @@
133
159
 - sata: sata-0
134
160
   - functions: "usb3-ss", "sata"
135
161
 
162
+For Tegra194, the list of valid PHY nodes is given below:
163
+- usb2: usb2-0, usb2-1, usb2-2, usb2-3
164
+  - functions: "xusb"
165
+- usb3: usb3-0, usb3-1, usb3-2, usb3-3
166
+  - functions: "xusb"
136
167
 
137
168
 Port nodes:
138
169
 ===========
..
..
@@ -152,6 +183,12 @@
152
183
   - "host": for USB host mode
153
184
   - "device": for USB device mode
154
185
   - "otg": for USB OTG mode
186
+
187
+Required properties for OTG/Peripheral capable USB2 ports:
188
+- usb-role-switch: Boolean property to indicate that the port support OTG or
189
+  peripheral mode. If present, the port supports switching between USB host
190
+  and peripheral roles. Connector should be added as subnode.
191
+  See usb/usb-conn-gpio.txt.
155
192
 
156
193
 Optional properties:
157
194
 - nvidia,internal: A boolean property whose presence determines that a port
..
..
@@ -200,6 +237,11 @@
200
237
   is internal. In the absence of this property the port is considered to be
201
238
   external.
202
239
 
240
+- maximum-speed: Only for Tegra194. A string property that specifies maximum
241
+  supported speed of a usb3 port. Valid values are:
242
+  - "super-speed-plus": default, the usb3 port supports USB 3.1 Gen 2 speed.
243
+  - "super-speed": the usb3 port supports USB 3.1 Gen 1 speed only.
244
+
203
245
 For Tegra124 and Tegra132, the XUSB pad controller exposes the following
204
246
 ports:
205
247
 - 3x USB2: usb2-0, usb2-1, usb2-2
..
..
@@ -212,6 +254,9 @@
212
254
 - 2x HSIC: hsic-0, hsic-1
213
255
 - 4x super-speed USB: usb3-0, usb3-1, usb3-2, usb3-3
214
256
 
257
+For Tegra194, the XUSB pad controller exposes the following ports:
258
+- 4x USB2: usb2-0, usb2-1, usb2-2, usb2-3
259
+- 4x super-speed USB: usb3-0, usb3-1, usb3-2, usb3-3
215
260
 
216
261
 Examples:
217
262
 =========