.. | .. |
---|
6 | 6 | "mediatek,mt2712-pcie" |
---|
7 | 7 | "mediatek,mt7622-pcie" |
---|
8 | 8 | "mediatek,mt7623-pcie" |
---|
| 9 | + "mediatek,mt7629-pcie" |
---|
9 | 10 | - device_type: Must be "pci" |
---|
10 | 11 | - reg: Base addresses and lengths of the PCIe subsys and root ports. |
---|
11 | 12 | - reg-names: Names of the above areas to use during resource lookup. |
---|
.. | .. |
---|
65 | 66 | explanation. |
---|
66 | 67 | - ranges: Sub-ranges distributed from the PCIe controller node. An empty |
---|
67 | 68 | property is sufficient. |
---|
68 | | -- num-lanes: Number of lanes to use for this port. |
---|
69 | 69 | |
---|
70 | 70 | Examples for MT7623: |
---|
71 | 71 | |
---|
.. | .. |
---|
118 | 118 | interrupt-map-mask = <0 0 0 0>; |
---|
119 | 119 | interrupt-map = <0 0 0 0 &sysirq GIC_SPI 193 IRQ_TYPE_LEVEL_LOW>; |
---|
120 | 120 | ranges; |
---|
121 | | - num-lanes = <1>; |
---|
122 | 121 | }; |
---|
123 | 122 | |
---|
124 | 123 | pcie@1,0 { |
---|
.. | .. |
---|
129 | 128 | interrupt-map-mask = <0 0 0 0>; |
---|
130 | 129 | interrupt-map = <0 0 0 0 &sysirq GIC_SPI 194 IRQ_TYPE_LEVEL_LOW>; |
---|
131 | 130 | ranges; |
---|
132 | | - num-lanes = <1>; |
---|
133 | 131 | }; |
---|
134 | 132 | |
---|
135 | 133 | pcie@2,0 { |
---|
.. | .. |
---|
140 | 138 | interrupt-map-mask = <0 0 0 0>; |
---|
141 | 139 | interrupt-map = <0 0 0 0 &sysirq GIC_SPI 195 IRQ_TYPE_LEVEL_LOW>; |
---|
142 | 140 | ranges; |
---|
143 | | - num-lanes = <1>; |
---|
144 | 141 | }; |
---|
145 | 142 | }; |
---|
146 | 143 | |
---|
.. | .. |
---|
172 | 169 | #size-cells = <2>; |
---|
173 | 170 | #interrupt-cells = <1>; |
---|
174 | 171 | ranges; |
---|
175 | | - num-lanes = <1>; |
---|
176 | 172 | interrupt-map-mask = <0 0 0 7>; |
---|
177 | 173 | interrupt-map = <0 0 0 1 &pcie_intc0 0>, |
---|
178 | 174 | <0 0 0 2 &pcie_intc0 1>, |
---|
.. | .. |
---|
191 | 187 | #size-cells = <2>; |
---|
192 | 188 | #interrupt-cells = <1>; |
---|
193 | 189 | ranges; |
---|
194 | | - num-lanes = <1>; |
---|
195 | 190 | interrupt-map-mask = <0 0 0 7>; |
---|
196 | 191 | interrupt-map = <0 0 0 1 &pcie_intc1 0>, |
---|
197 | 192 | <0 0 0 2 &pcie_intc1 1>, |
---|
.. | .. |
---|
245 | 240 | #size-cells = <2>; |
---|
246 | 241 | #interrupt-cells = <1>; |
---|
247 | 242 | ranges; |
---|
248 | | - num-lanes = <1>; |
---|
249 | 243 | interrupt-map-mask = <0 0 0 7>; |
---|
250 | 244 | interrupt-map = <0 0 0 1 &pcie_intc0 0>, |
---|
251 | 245 | <0 0 0 2 &pcie_intc0 1>, |
---|
.. | .. |
---|
264 | 258 | #size-cells = <2>; |
---|
265 | 259 | #interrupt-cells = <1>; |
---|
266 | 260 | ranges; |
---|
267 | | - num-lanes = <1>; |
---|
268 | 261 | interrupt-map-mask = <0 0 0 7>; |
---|
269 | 262 | interrupt-map = <0 0 0 1 &pcie_intc1 0>, |
---|
270 | 263 | <0 0 0 2 &pcie_intc1 1>, |
---|