移去rt

hc

2023-12-08 01573e231f18eb2d99162747186f59511f56b64d

 kernel/Documentation/devicetree/bindings/pci/designware-pcie.txt
..
..
@@ -4,11 +4,13 @@
4
4
 - compatible:
5
5
 	"snps,dw-pcie" for RC mode;
6
6
 	"snps,dw-pcie-ep" for EP mode;
7
-- reg: Should contain the configuration address space.
8
-- reg-names: Must be "config" for the PCIe configuration space.
7
+- reg: For designware cores version < 4.80 contains the configuration
8
+       address space. For designware core version >= 4.80, contains
9
+       the configuration and ATU address space
10
+- reg-names: Must be "config" for the PCIe configuration space and "atu" for
11
+	     the ATU address space.
9
12
     (The old way of getting the configuration address space from "ranges"
10
13
     is deprecated and should be avoided.)
11
-- num-lanes: number of lanes to use
12
14
 RC mode:
13
15
 - #address-cells: set to <3>
14
16
 - #size-cells: set to <2>
..
..
@@ -31,6 +33,11 @@
31
33
 - clock-names: Must include the following entries:
32
34
 	- "pcie"
33
35
 	- "pcie_bus"
36
+- snps,enable-cdm-check: This is a boolean property and if present enables
37
+   automatic checking of CDM (Configuration Dependent Module) registers
38
+   for data corruption. CDM registers include standard PCIe configuration
39
+   space registers, Port Logic registers, DMA and iATU (internal Address
40
+   Translation Unit) registers.
34
41
 RC mode:
35
42
 - num-viewport: number of view ports configured in hardware. If a platform
36
43
   does not specify it, the driver assumes 2.