移去rt

hc

2023-12-08 01573e231f18eb2d99162747186f59511f56b64d

 kernel/Documentation/devicetree/bindings/mmc/sdhci-atmel.txt
..
..
@@ -5,17 +5,29 @@
5
5
 sdhci-of-at91 driver.
6
6
 
7
7
 Required properties:
8
-- compatible:		Must be "atmel,sama5d2-sdhci".
8
+- compatible:		Must be "atmel,sama5d2-sdhci" or "microchip,sam9x60-sdhci".
9
9
 - clocks:		Phandlers to the clocks.
10
-- clock-names:		Must be "hclock", "multclk", "baseclk";
10
+- clock-names:		Must be "hclock", "multclk", "baseclk" for
11
+			"atmel,sama5d2-sdhci".
12
+			Must be "hclock", "multclk" for "microchip,sam9x60-sdhci".
11
13
 
14
+Optional properties:
15
+- assigned-clocks:	The same with "multclk".
16
+- assigned-clock-rates	The rate of "multclk" in order to not rely on the
17
+			gck configuration set by previous components.
18
+- microchip,sdcal-inverted: when present, polarity on the SDCAL SoC pin is
19
+  inverted. The default polarity for this signal is described in the datasheet.
20
+  For instance on SAMA5D2, the pin is usually tied to the GND with a resistor
21
+  and a capacitor (see "SDMMC I/O Calibration" chapter).
12
22
 
13
23
 Example:
14
24
 
15
-sdmmc0: sdio-host@a0000000 {
25
+mmc0: sdio-host@a0000000 {
16
26
 	compatible = "atmel,sama5d2-sdhci";
17
27
 	reg = <0xa0000000 0x300>;
18
28
 	interrupts = <31 IRQ_TYPE_LEVEL_HIGH 0>;
19
29
 	clocks = <&sdmmc0_hclk>, <&sdmmc0_gclk>, <&main>;
20
30
 	clock-names = "hclock", "multclk", "baseclk";
31
+	assigned-clocks = <&sdmmc0_gclk>;
32
+	assigned-clock-rates = <480000000>;
21
33
 };