.. | .. |
---|
13 | 13 | - external (optional) RGMII_REFCLK |
---|
14 | 14 | - clock-names: Must be: |
---|
15 | 15 | clock-names = "mclk", "rtc", "jtag", "rgmii_ref_ext"; |
---|
| 16 | + - #power-domain-cells: Must be 0 |
---|
16 | 17 | |
---|
17 | 18 | Examples |
---|
18 | 19 | -------- |
---|
.. | .. |
---|
27 | 28 | clocks = <&ext_mclk>, <&ext_rtc_clk>, |
---|
28 | 29 | <&ext_jtag_clk>, <&ext_rgmii_ref>; |
---|
29 | 30 | clock-names = "mclk", "rtc", "jtag", "rgmii_ref_ext"; |
---|
| 31 | + #power-domain-cells = <0>; |
---|
30 | 32 | }; |
---|
31 | 33 | |
---|
32 | 34 | - Other nodes can use the clocks provided by SYSCTRL as in: |
---|
.. | .. |
---|
38 | 40 | interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; |
---|
39 | 41 | reg-shift = <2>; |
---|
40 | 42 | reg-io-width = <4>; |
---|
41 | | - clocks = <&sysctrl R9A06G032_CLK_UART0>; |
---|
42 | | - clock-names = "baudclk"; |
---|
| 43 | + clocks = <&sysctrl R9A06G032_CLK_UART0>, <&sysctrl R9A06G032_HCLK_UART0>; |
---|
| 44 | + clock-names = "baudclk", "apb_pclk"; |
---|
| 45 | + power-domains = <&sysctrl>; |
---|
43 | 46 | }; |
---|