1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
| /*
|
| Copyright (c) 2009, 2010, 2011 STMicroelectronics
| Written by Christophe Lyon
|
| Permission is hereby granted, free of charge, to any person obtaining a copy
| of this software and associated documentation files (the "Software"), to deal
| in the Software without restriction, including without limitation the rights
| to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
| copies of the Software, and to permit persons to whom the Software is
| furnished to do so, subject to the following conditions:
|
| The above copyright notice and this permission notice shall be included in
| all copies or substantial portions of the Software.
|
| THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
| IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
| FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
| AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
| LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
| OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
| THE SOFTWARE.
|
| */
|
| #if defined(__arm__) || defined(__aarch64__)
| #include <arm_neon.h>
| #else
| #include "stm-arm-neon.h"
| #endif
|
| #include "stm-arm-neon-ref.h"
|
| #define TEST_MSG "VABAL"
| void exec_vabal (void)
| {
| /* Basic test: v4=vabal(v1,v2,v3), then store the result. */
| #define TEST_VABAL(T1, T2, W, W2, N) \
| VECT_VAR(vector_res, T1, W2, N) = \
| vabal_##T2##W(VECT_VAR(vector1, T1, W2, N), \
| VECT_VAR(vector2, T1, W, N), \
| VECT_VAR(vector3, T1, W, N)); \
| vst1q_##T2##W2(VECT_VAR(result, T1, W2, N), VECT_VAR(vector_res, T1, W2, N))
|
| /* With ARM RVCT, we need to declare variables before any executable
| statement */
| #define DECL_VABAL_VAR_LONG(VAR) \
| DECL_VARIABLE(VAR, int, 16, 8); \
| DECL_VARIABLE(VAR, int, 32, 4); \
| DECL_VARIABLE(VAR, int, 64, 2); \
| DECL_VARIABLE(VAR, uint, 16, 8); \
| DECL_VARIABLE(VAR, uint, 32, 4); \
| DECL_VARIABLE(VAR, uint, 64, 2)
|
| #define DECL_VABAL_VAR_SHORT(VAR) \
| DECL_VARIABLE(VAR, int, 8, 8); \
| DECL_VARIABLE(VAR, int, 16, 4); \
| DECL_VARIABLE(VAR, int, 32, 2); \
| DECL_VARIABLE(VAR, uint, 8, 8); \
| DECL_VARIABLE(VAR, uint, 16, 4); \
| DECL_VARIABLE(VAR, uint, 32, 2)
|
| DECL_VABAL_VAR_LONG(vector1);
| DECL_VABAL_VAR_SHORT(vector2);
| DECL_VABAL_VAR_SHORT(vector3);
| DECL_VABAL_VAR_LONG(vector_res);
|
| clean_results ();
|
| /* Initialize input "vector" from "buffer" */
| VLOAD(vector1, buffer, q, int, s, 16, 8);
| VLOAD(vector1, buffer, q, int, s, 32, 4);
| VLOAD(vector1, buffer, q, int, s, 64, 2);
| VLOAD(vector1, buffer, q, uint, u, 16, 8);
| VLOAD(vector1, buffer, q, uint, u, 32, 4);
| VLOAD(vector1, buffer, q, uint, u, 64, 2);
|
|
| /* Choose init value arbitrarily */
| VDUP(vector2, , int, s, 8, 8, 1);
| VDUP(vector2, , int, s, 16, 4, -13);
| VDUP(vector2, , int, s, 32, 2, 8);
| VDUP(vector2, , uint, u, 8, 8, 1);
| VDUP(vector2, , uint, u, 16, 4, 13);
| VDUP(vector2, , uint, u, 32, 2, 8);
|
| /* Choose init value arbitrarily */
| VDUP(vector3, , int, s, 8, 8, -5);
| VDUP(vector3, , int, s, 16, 4, 25);
| VDUP(vector3, , int, s, 32, 2, -40);
| VDUP(vector3, , uint, u, 8, 8, 100);
| VDUP(vector3, , uint, u, 16, 4, 2340);
| VDUP(vector3, , uint, u, 32, 2, 0xffffffff);
|
| TEST_VABAL(int, s, 8, 16, 8);
| TEST_VABAL(int, s, 16, 32, 4);
| TEST_VABAL(int, s, 32, 64, 2);
| TEST_VABAL(uint, u, 8, 16, 8);
| TEST_VABAL(uint, u, 16, 32, 4);
| TEST_VABAL(uint, u, 32, 64, 2);
|
| dump_results_hex (TEST_MSG);
|
| /* Use values that could lead to overflow intermediate
| * calculations. */
| VDUP(vector2, , int, s, 8, 8, 0x80);
| VDUP(vector2, , int, s, 16, 4, 0x8000);
| VDUP(vector2, , int, s, 32, 2, 0x80000000);
| VDUP(vector2, , uint, u, 8, 8, 1);
| VDUP(vector2, , uint, u, 16, 4, 13);
| VDUP(vector2, , uint, u, 32, 2, 8);
|
| VDUP(vector3, , int, s, 8, 8, 0x7f);
| VDUP(vector3, , int, s, 16, 4, 0x7fff);
| VDUP(vector3, , int, s, 32, 2, 0x7fffffff);
| VDUP(vector3, , uint, u, 8, 8, 0xff);
| VDUP(vector3, , uint, u, 16, 4, 0xffff);
| VDUP(vector3, , uint, u, 32, 2, 0xffffffff);
|
| TEST_VABAL(int, s, 8, 16, 8);
| TEST_VABAL(int, s, 16, 32, 4);
| TEST_VABAL(int, s, 32, 64, 2);
| TEST_VABAL(uint, u, 8, 16, 8);
| TEST_VABAL(uint, u, 16, 32, 4);
| TEST_VABAL(uint, u, 32, 64, 2);
|
| dump_results_hex2 (TEST_MSG, " test intermediate overflow");
| }
|
|
