ronnie
2022-10-14 1504bb53e29d3d46222c0b3ea994fc494b48e153
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
Ð þíæû8×\(Ÿ×$+hisilicon,hi3660-hikey960hisilicon,hi3660 +    7HiKey960psci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D    cpu@0arm,cortex-a53arm,armv8HcpuTXpscif
w ‡ Ž¢´ÆÕnïcpu@1arm,cortex-a53arm,armv8HcpuTXpscif
w ‡ Žïcpu@2arm,cortex-a53arm,armv8HcpuTXpscif
w ‡ Žïcpu@3arm,cortex-a53arm,armv8HcpuTXpscif
w ‡ Žïcpu@100arm,cortex-a73arm,armv8HcpuTXpscifw ‡ Ž¢´ÆÕ&ïcpu@101arm,cortex-a73arm,armv8HcpuTXpscifw ‡ Žïcpu@102arm,cortex-a73arm,armv8HcpuTXpscifw ‡ Žïcpu@103arm,cortex-a73arm,armv8HcpuTXpscifw ‡ Žï        idle-statespscicpu-sleeparm,idle-state.E(VFf ¸  cluster-sleep-0arm,idle-state.EôVˆfN   cluster-sleep-1arm,idle-state.EèVˆfN l2-cache0cache
 
l2-cache1cacheenergy-costscore-cost0(w†”g]v“˜  †core-cost1(w…Wú¤_    ­„Îö†cluster-cost0(w†fg|Ý“J±†fffcluster-cost1(w… ú_$­Cΐ† opp_table0operating-points-v2•opp00 Äï@§
®`µ“àopp01 ;‹‡À§ 5µ“àopp02 SÒ€§ » µ“àopp03 eÝE@§B@µ“àopp04 mé5§È൓àopp_table1operating-points-v2•opp10 5Ò¯À§
®`µ“àopp11 T²½@§ 5µ“àopp12 k–@§ » µ“àopp13 }␧B@µ“àopp14 ŒÉB€§È൓àinterrupt-controller@e82b0000 arm,gic-400@Tè+è+  è+@ è+` Æ× ì    ÿpmuarm,armv8-pmuv3`ì ÷    timerarm,armv8-timer 0ì ÿÿ ÿ
ÿ
Lddr_devfreqhisilicon,hi3660-ddrfreq‡   (€
sÈGøû`ysoc simple-bus++crg_ctrl@fff35000 hisilicon,hi3660-crgctrlsysconTÿóP2crg_rst_controllerhisilicon,hi3660-reset?L**pctrl@e8a09000hisilicon,hi3660-pctrlsysconT蠐 2pmctrl@fff31000hisilicon,hi3660-pmctrlsysconTÿó2crg_ctrl@fff34000 hisilicon,hi3660-pmuctrlsysconTÿó@2sctrl@fff0a000hisilicon,hi3660-sctrlsysconTÿð 2reboothisilicon,hi3660-reboot\gtiomcu@ffd7e000hisilicon,hi3660-iomcusysconTÿ×à2resethisilicon,hi3660-resetL?mailbox@e896b000hisilicon,hi3660-mboxT薰ìÀÁ‚stub_clockhisilicon,hi3660-stub-clkT薵2Žmbox-tx™   timer@fff14000arm,sp804arm,primecellTÿñ@ì01‡    timer1timer2apb_pclki2c@ffd71000snps,designware-i2cTÿ× ìv+
€‡ ¬ ³defaultÁËokayÒLS-I2C0i2c@ffd72000snps,designware-i2cTÿ×  ìw+
€‡ ¬ ³defaultÁËokayrt1711@4erichtek,rt1711TNËok Ø ³defaultÁ!ç ÿtype_c_port0 .pd-dataJ]dpÈÐÈ’ ¡Ð)Ïdpm_caps°¿ÍÜï!4=Tadv7533@39Ëok adi,adv7533T9p"|" #ì ‡$ %˜¦Ã]]portendpointÔ&ccpd_dpmhisilicon,pd_dpm ätype_c_port0Ëokgpio_hubv2hisilicon,gpio_hubv2 í'  !' *% <$ N(³defaultÁ)i2c@fdf0c000snps,designware-i2cTýðÀ ìQ+
€‡7 ¬*x³defaultÁ+,    Ëdisabledi2c@fdf0b000snps,designware-i2cTýð° ì:+
€‡6 ¬*`³defaultÁ-.ËokayÒLS-I2C1serial@fdf02000arm,pl011arm,primecellTýð  ìJ`rxtxj//‡h uartclkapb_pclk³defaultÁ01    Ëdisabledserial@fdf00000arm,pl011arm,primecellTýð ìK`rxtxj//‡99 uartclkapb_pclk³defaultÁ23    Ëdisabledserial@fdf03000arm,pl011arm,primecellTýð0 ìL`rxtxj//‡: uartclkapb_pclk³defaultÁ45    Ëdisabledserial@ffd74000arm,pl011arm,primecellTÿ×@ ìr‡ uartclkapb_pclk³defaultÁ67Ëokay    ÒLS-UART0serial@fdf01000arm,pl011arm,primecellTýð ìM`rxtxj//‡;; uartclkapb_pclk³defaultÁ89Ëokaybluetooth ti,wl1837-st o:|serial@fdf05000arm,pl011arm,primecellTýðP ìN`rxtxj//    ‡<< uartclkapb_pclk³defaultÁ;<    Ëdisabledserial@fff32000arm,pl011arm,primecellTÿó  ìO‡
 uartclkapb_pclk³defaultÁ=>Ëokay    ÒLS-UART1dma@fdf30000hisilicon,k3-dma-1.0Tý󆑞 «ÿþ 쏇>º Åhi3660_dma//dma-controller@e804b000hisilicon,hisi-pcm-asp-dma-1.0Tè°†‘ž  ìØ Îasp_dma_irq[[rtc@fff04000arm,pl031arm,primecellTÿð@ ì.‡     apb_pclkgpio@e8a0b000arm,pl061arm,primecellTè ° ìTÞîú?ׯ‡     apb_pclkgpio@e8a0c000arm,pl061arm,primecellTè À ìUÞîú?ׯ‡      apb_pclk##gpio@e8a0d000arm,pl061arm,primecellTè Ð ìVÞîú?ׯ‡!     apb_pclk%%gpio@e8a0e000arm,pl061arm,primecellTè à ìWÞîú?ׯ‡"     apb_pclkgpio@e8a0f000arm,pl061arm,primecellTè ð ìXÞîú?ׯ‡#     apb_pclk((gpio@e8a10000arm,pl061arm,primecellTè¡ ìYÞîú?&ׯ‡$     apb_pclk$$gpio@e8a11000arm,pl061arm,primecellTè¡ ìZÞîú?.ׯ‡%     apb_pclkFFgpio@e8a12000arm,pl061arm,primecellTè¡  ì[Þîú?6ׯ‡&     apb_pclkgpio@e8a13000arm,pl061arm,primecellTè¡0 ì\Þîú?>ׯ‡'     apb_pclkgpio@e8a14000arm,pl061arm,primecellTè¡@ ì]Þîú?Fׯ‡(     apb_pclkgpio@e8a15000arm,pl061arm,primecellTè¡P ì^Þîú?Nׯ‡)     apb_pclkgpio@e8a16000arm,pl061arm,primecellTè¡` ì_Þîú?Vׯ‡*     apb_pclkIIgpio@e8a17000arm,pl061arm,primecellTè¡p ì`Þî ú?^?eׯ‡+     apb_pclkgpio@e8a18000arm,pl061arm,primecellT血 ìaÞîú?fׯ‡,     apb_pclkgpio@e8a19000arm,pl061arm,primecellT衐 ìbÞîú?nׯ‡-     apb_pclkgpio@e8a1a000arm,pl061arm,primecellTè¡  ìcÞîú?vׯ‡.     apb_pclk::gpio@e8a1b000arm,pl061arm,primecellTè¡° ìdÞîׯ‡/     apb_pclkgpio@e8a1c000arm,pl061arm,primecellTè¡À ìeÞîׯ‡0     apb_pclkgpio@ff3b4000arm,pl061arm,primecellTÿ;@ ìfÞîú@ׯ‡1     apb_pclkHHgpio@ff3b5000arm,pl061arm,primecellTÿ;P ìgÞîú@ׯ‡2     apb_pclkgpio@e8a1f000arm,pl061arm,primecellTè¡ð ìhÞîúAׯ‡3     apb_pclkgpio@e8a20000arm,pl061arm,primecellTè¢ ìiÞîׯúB‡4     apb_pclkgpio@fff0b000arm,pl061arm,primecellTÿð° ìjÞîúCׯ‡     apb_pclkSSgpio@fff0c000arm,pl061arm,primecellTÿðÀ ìkÞîúCׯ‡     apb_pclk‰‰gpio@fff0d000arm,pl061arm,primecellTÿðÐ ìlÞîúC ׯ‡     apb_pclkgpio@fff0e000arm,pl061arm,primecellTÿðà ìmÞî úCCׯ‡     apb_pclk''gpio@fff0f000arm,pl061arm,primecellTÿðð ìnÞîúCׯ‡     apb_pclkEEgpio@fff10000arm,pl061arm,primecellTÿñ ìoÞîúC$ׯ‡     apb_pclk  gpio@fff1d000arm,pl061arm,primecellTÿñÐ ìÞîׯ‡     apb_pclkspi@ffd68000arm,pl022arm,primecellTÿր+ ìt‡     apb_pclk³defaultÁD   ËokayÒLS-SPI0spidev@0rohm,dh2228fv¡ T    Ëdisabledsensorhub@0nanohubT¡ (1 :E PE eE {E  ¥·ÀÍ0ç@À@ý4    Ëdisabledargonkey@0nanohubT¡  {E QF e%   :E P$¥·ÀÍ0ç@À@ýH4    
 
      Ëdisabledspi@ff3b3000arm,pl022arm,primecellTÿ;0+ ì8‡5     apb_pclk³defaultÁG  HËokayÒHS-SPI1pcie@f4000000hisilicon,kirin-pcie@Tôÿ?àóòõ edbiapbphyconfigo+Hpci+öyÆ ìÎmsiƒø€–(‡RSQP: pcie_phy_refpcie_auxpcie_apb_phypcie_apb_syspcie_aclk EIvdechisi,kirin960-vdecTè€0ì"#$%‡ clk_gate_vdec¤ׄ ë±Ëokvenchisi,kirin960-vencTèì*+‡ŽŒ clk_gate_vencvenc_volt_hold»&që@Ô1€ÈËokdwmmc1@ff37f000+Òhisilicon,hi3660-dw-mshcÞèòý!ÈTÿ7ð 싇K ciubiu
0Ô ¬*”3reset ?'H³default ÁJKLdq~‹Ëokay™M¥Nslot@0Tèòdwmmc2@ff3ff000hisilicon,hi3660-dw-mshcTÿ?ð ìŒÞ‡L ciubiu ¬*”3reset!Ȳ³default ÁOPQËokÈ™RÒÕ+wlcore@2
ti,wl1837T Sìtsensor@fff30000hisilicon,hi3660-tsensorTÿó ì‘ãTTufs@ff3b0000#jedec,ufs-1.1hisilicon,hi3660-ufs Tÿ;ÿ;  ì‡fe clk_refclk_phyù¬*„ *„ 3rstassert            8    P EHËokayhub5734_gpio hub5734_gpio³defaultÁ)hisi_usb@ff200000+hisilicon,hi3660-dwc3 Tÿ ÿ+    r‡I clk_usb3phy_refaclk_usb3otg    €Äfã    ’Äfã    © €    »    €    Òdwc3@ff100000
snps,dwc3Tÿ쟡    éotg    ñsuper-speedwatchdog@e8a06000arm,sp805-wdtarm,primecellTè ` ì,‡      apb_pclkwatchdog@e8a07000arm,sp805-wdtarm,primecellTè p ì-‡      apb_pclkthermal-zonescls0    ÿè
 
# 
5Ttripstrip-point@0
Eýè
QèOpassivetrip-point@1
E$ø
QèOpassiveUUcooling-mapsmap0
\U
a
nÿÿÿÿÿÿÿÿmap1
\U
a
nÿÿÿÿÿÿÿÿmap2
\U
a
nVÿÿÿÿÿÿÿÿhisi_i2shisilicon,hisi-i2s Tèð èà³defaultÁWXYZ j[[[[`rx0tx0rx2tx2Ã\\hisi_i2s_plathisilicon,hisi-i2s-platj[[`rx0tx0Ã^^soundsimple-audio-card
}hikey-sndcardsimple-audio-card,dai-link@0
”i2scpu
›\codec
›]simple-audio-card,dai-link@1
”i2scpu
›\codec
›^plat
›^gpio-range
¥__pinmux@e896c000pinctrl-singleTè–Àð
Æ
Õ
ç    "__t??pmu_pmx_func  < csi0_pwd_n_pmx_func <Dcsi1_pwd_n_pmx_func <Lisp0_pmx_func <Xdhisp1_pmx_func <\lppwr_key_pmx_func <€‡‡i2c3_pmx_func <,0++i2c4_pmx_func <”pcie_perstn_pmx_func <\usbhub5734_pmx_func < ))uart0_pmx_func <ÌÐ00uart1_pmx_func  <°´¨¬22uart2_pmx_func  <¼ÀÈÄ44uart3_pmx_func  <Üàäè66uart4_pmx_func  <ìðôø88uart5_pmx_func  <ÄȼÀ;;uart6_pmx_func  <ÌÐÔØ==cam0_rst_pmx_func <Ècam1_rst_pmx_func <$pinmux@ff37e000pinctrl-singleTÿ7à
Õ
Æ
ç   "_AAsd_pmx_func0 < JJpinmux@ff3b6000pinctrl-singleTÿ;`0
Æ
Õ
ç   "_ @@ufs_pmx_func <spi3_pmx_func  < GGpinmux@ff3fd000pinctrl-singleTÿ?Ð
Æ
Õ
ç   "_BBsdio_pmx_func0 < OOpinmux@fff11000pinctrl-singleTÿñ¨
Æ
Õ
ç   "_*CCi2s2_pmx_func  <DHLPWWslimbus_pmx_func <,0i2c0_pmx_func <i2c1_pmx_func < i2c7_pmx_func <$(--pcie_pmx_func <„ˆspi2_pmx_func  <Œ”˜DDi2s0_pmx_func  <48<@YYpinmux@e896c800pinconf-singleTè–È
Æ
ç pmu_cfg_func  <  P m ˆ ði2c3_cfg_func <8< P m ˆð,,csi0_pwd_n_cfg_func <P P m ˆðcsi1_pwd_n_cfg_func <X P m ˆðisp0_cfg_func <dpt P m ˆðisp1_cfg_func <hx| P m ˆðpwr_key_cfg_func <Œ P m ˆðˆˆuart1_cfg_func  <´¸¼À P m ˆð33uart2_cfg_func  <ÈÌÐÔ P m ˆð55uart5_cfg_func  <ÈÌÐÔ P m ˆð<<cam0_rst_cfg_func <Ô P m ˆðuart0_cfg_func <ØÜ P m ˆð11uart6_cfg_func  <ØÜàä P m ˆð>>uart3_cfg_func  <èìðô P m ˆð77uart4_cfg_func  <øü P m ˆð99cam1_rst_cfg_func <0 P m ˆðpinmux@ff3b6800pinconf-singleTÿ;h
Æ
ç ufs_cfg_func < P m ˆ0ðspi3_cfg_func < P m ˆðpinmux@ff3fd800pinconf-singleTÿ?Ø
Æ
ç sdio_clk_cfg_func < P m ˆððPPsdio_cfg_func( <  P m ˆ€ðQQpinmux@ff37e800pinconf-singleTÿ7è
Æ
ç sd_clk_cfg_func < P m ˆððKKsd_cfg_func( <  P m ˆ€ðLLpinmux@fff11800pinconf-singleTÿñ¼
Æ
ç i2c0_cfg_func <  P m ˆði2c1_cfg_func <$( P m ˆði2c7_cfg_func <,0 P m ˆð..slimbus_cfg_func <48 P m ˆði2s0_cfg_func  <@DHL P m ˆðZZi2s2_cfg_func  <PTX\ P m ˆðXXpcie_cfg_func <”˜ P m ˆðspi2_cfg_func  <œ ¤¨ P m ˆðusb_cfg_func <¬ P m ˆð!!mali@E82C0000arm,malit6xxarm,mali-midgard ¦Tè,@$ì ÎJOBMMUGPU‡      clk_mali ¶mali-simple-power-model0·P    ë€
®`" 5 PX » ¦B@ÒÈÈࢴÆVVpower_modelarm,mali-simple-power-model À^ Óˆÿ»”HÿÿÿÎ çcls0 ôdipc@e896b000+hisilicon,HiIPCV230T薰ìÀÁ‡`     apb_pclk
ÌåQ   Ëok 4mailbox-0HiIPCV230,rx-mailbox-fast > ìÅ C K S Y ^,mailbox-1HiIPCV230,rx-mailbox-fast > ìÆ C K S Y ^,mailbox-2HiIPCV230,rx-mailbox-fast > ìÇ C K S Y ^,mailbox-3HiIPCV230,rx-mailbox-fast > ìÈ C K S Y ^,mailbox-4HiIPCV230,rx-mailbox-fast > ìÉ C K S Y ^,mailbox-5HiIPCV230,rx-mailbox-fast > ìÊ C K S Y ^,mailbox-6HiIPCV230,rx-mailbox-fast > ìË C K S Y ^,mailbox-7HiIPCV230,rx-mailbox-fast > ìÌ C K S Y ^,mailbox-8HiIPCV230,rx-mailbox-fast > ìÍ C K S Y ^,mailbox-9HiIPCV230,rx-mailbox-fast > ìÎ C K S     Y ^,mailbox-11HiIPCV230,tx-mailbox-fast > C K S  Y ^,mailbox-12HiIPCV230,tx-mailbox-fast > C K S  Y ^,mailbox-14HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-15HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-17HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-18HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-19HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-20HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-21HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-22HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-23HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-24HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-26HiIPCV230,tx-mailbox-fast > C K S Y ^,mailbox-30HiIPCV230,mailbox-comm > C K S Y ^,dpe@E8600000hisilicon,hi3660-dpeËokPTè`ÿóPÿð ÿóèl ìõ8‡@?DBAG aclk_dsspclk_dssclk_edc0clk_ldi0clk_ldi1clk_dss_axi_mmpclk_mmbuf fportendpointÔabbiommu_info s€X¿ÿ€dsi@E8601000hisilicon,hi3660-dsiËok Tè`ðÿóP0‡FHEGNOT clk_txdphy0_refclk_txdphy1_refclk_txdphy0_cfgclk_txdphy1_cfgpclk_dsi0pclk_dsi1+ ~%ports+port@0TendpointÔbaaport@1+Tendpoint@0TÔc&&endpoint@1TÔdeepanel@1hisilicon,mipi-hikey+ËokT ‡^ –—|" ¦  ²  ½SportendpointÔeddreserved-memory++graphicXà Æ Ð    hisi_ion Ýcarveout_grallocggcamera-memX( Æ Ðshared-dma-pool çËdisableffdrm-misc-memXÀ    hisi_ion Ð Ýcarveout_drm_miscËdisablehhhisi_cmaT` hisi-cma-pool çËdisablefastboot-cma-memTÀshared-dma-pool ð çuefi-reboot-modeT2 ýbl31T    ýramoops@20A00000ramoopsT     hifi-baseT‰ ˜ ýlpmx-coreT‰¸ ýlpmcuT‰È ýhifi-dataT‹08 ýhisi,ionhisilicon,hisi-ion )fiommu_info sX¿ü 7€linear sX¿ü B Lheap_sys_user@0     Ýsys_heap W _ i sion_systemheap_sys_contig@1 Ýsys_contig W _ i sion_system_contigheap_carveout_gralloc@2 Ýg W _ i sion_carveoutheap_camera@6 Ýcamera_heap W _ÿÿÿÿ iÿÿÿÿ sion_dma_poolheap_carveout_drm_misc@14 Ýh W _ i sion_carveoutËdisableheap_sec_tui@17 Ýheap_sec_tui W _ i sion_sec } ‡ ’Ø ž © ¸Ëdisableheap_sec_iris@18 Ýheap_sec_iris W _ i sion_sec } ‡ ’Ø ž © ¸Ëdisableheap_sec_drm@20 Ýheap_sec_drm W _ i  sion_sec } ‡ ’Þ ž © ¸Ëdisableamba+ arm,amba-bus+etm@0,ecc40000"arm,coresight-etm4xarm,primecellTìć`     apb_pclkDportendpointÔinnetm@1,ecd40000"arm,coresight-etm4xarm,primecellTìÔ‡`     apb_pclkDportendpointÔjooetm@2,ece40000"arm,coresight-etm4xarm,primecellTìä‡`     apb_pclkDportendpointÔkppetm@3,ecf40000"arm,coresight-etm4xarm,primecellTìô‡`     apb_pclkDportendpointÔlqqfunnel@0,ec801000#arm,coresight-funnelarm,primecellT쀇`     apb_pclkports+port@0TendpointÔmrrport@1Tendpoint ÅÔniiport@2Tendpoint ÅÔojjport@3Tendpoint ÅÔpkkport@4Tendpoint ÅÔqlletf@0,ec802000 arm,coresight-tmcarm,primecellT쀠‡`     apb_pclkports+port@0Tendpoint ÅÔrmmport@1TendpointÔsetm@4,ed440000"arm,coresight-etm4xarm,primecellTíD‡`     apb_pclkDportendpointÔtyyetm@5,ed540000"arm,coresight-etm4xarm,primecellTíT‡`     apb_pclkDportendpointÔuzzetm@6,ed640000"arm,coresight-etm4xarm,primecellTíd‡`     apb_pclkDportendpointÔv{{etm@7,ed740000"arm,coresight-etm4xarm,primecellTít‡`     apb_pclkD    portendpointÔw||funnel@1,ed001000#arm,coresight-funnelarm,primecellTí‡`     apb_pclkports+port@0TendpointÔx}}port@1Tendpoint ÅÔyttport@2Tendpoint ÅÔzuuport@3Tendpoint ÅÔ{vvport@4Tendpoint ÅÔ|wwetf@1,ed002000 arm,coresight-tmcarm,primecellTí ‡`     apb_pclkports+port@0Tendpoint ÅÔ}xxport@1TendpointÔsfunnel@2,ec031000#arm,coresight-funnelarm,primecellTì‡`     apb_pclkports+port@0TendpointÔ~€€port@1Tendpoint ÅÔssetf@2,ec036000 arm,coresight-tmcarm,primecellTì`‡`     apb_pclkports+port@0Tendpoint ÅԀ~~port@1Tendpointԁ„„replicatorarm,coresight-replicatorports+port@0TendpointԂ……port@1Tendpointԃ††port@2Tendpoint ÅԄetr@0,ec033000 arm,coresight-tmcarm,primecellTì0‡`     apb_pclkports+port@0Tendpoint Åԅ‚‚tpiu@ec032000!arm,coresight-tpiuarm,primecellTì ‡`     apb_pclkportendpoint ÅԆƒƒaliases Ð/soc/dwmmc1@ff37f000 Ö/soc/dwmmc2@ff3ff000 Ü/soc/serial@fdf02000 ä/soc/serial@fdf00000 ì/soc/serial@fdf03000 ô/soc/serial@ffd74000 ü/soc/serial@fdf01000/soc/serial@fdf05000 /soc/serial@fff32000chosenserial6:115200n8overlay_mgrlinux,overlay_managerhardware_cfg_spidev0overlay_0fragment@0 /soc/spi@ffd68000/spidev@0__overlay__Ëokhardware_cfg_neonkeyoverlay_0fragment@0 /soc/spi@ffd68000/sensorhub@0__overlay__Ëokhardware_cfg_argonkeyoverlay_0fragment@0 /soc/spi@ffd68000/argonkey@0__overlay__Ëokhardware_cfg_disable_btoverlay_0fragment@0 /soc/serial@fdf01000/bluetooth__overlay__    Ëdisabledhardware_cfg_disable_wlanoverlay_0fragment@0 /soc/dwmmc2@ff3ff000__overlay__    Ëdisabledhardware_cfg_enable_android_fstaboverlay_0fragment@0 /firmware/android/fstab/system__overlay__Ëokfragment@1 /firmware/android/fstab/vendor__overlay__,waitËokhardware_cfg_enable_android_fstab_v2overlay_0fragment@0 /firmware/android/fstab/vendor__overlay__Ëokmemory@0HmemoryT@¿àreboot-mode-syscon@32100000sysconsimple-mfdT2reboot-modesyscon-reboot-mode{8wfUDwfUTwfUapb_pclk fixed-clock2
1-    bapb_pclk``hifidsphisilicon,k3hifidspkeys
gpio-keys³defaultÁ‡ˆpoweru ( ÒGPIO Powerƒtleds
gpio-ledsuser_led1
Òuser_led1 H
Žheartbeatuser_led2
Òuser_led2 HŽmmc0user_led3
Òuser_led3 ‰¤offuser_led4
Òuser_led4 ‰Žcpu0wlan_active_led Òwifi_active 'Žphy0tx¤offbt_active_led
Òbt_active 'Žhci0rx¤offpmic@fff34000hisilicon,hi6421v530-pmicTÿó@ׯregulatorsLDO3 ²VOUT3_1V85Áw@Ù!‘Àñx""LDO9²VOUT9_1V8_2V95Á³ðÙ2Z ðNNLDO11²VOUT11_1V8_2V95Á³ðÙ2Z ñðLDO15 ²VOUT15_3V0Á³ðÙ-ÆÀ!ñxLDO16 ²VOUT16_2V95Á³ðÙ-ÆÀhMMwlan-en-1-8vregulator-fixed²wlan-en-regulatorÁw@Ùw@ ŠF3pDRRsmmuhisi,hisi-smmuW4§€smmu_lpaehisi,hisi-smmu-lpaeËokkimkimd† s/dev/ttyAMA4|‡btwilink    btwilinkfirmwareopteelinaro,optee-tz=smcandroidandroid,firmwarefstabandroid,fstabsystemandroid,system4‘/dev/block/platform/soc/ff3b0000.ufs/by-name/systemOext4•ro,wait    Ëdisabledvendorandroid,vendor4‘/dev/block/platform/soc/ff3b0000.ufs/by-name/vendorOext4•ro ,wait,verify    Ëdisabled    compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachecpu-idle-statesclocksoperating-points-v2cooling-min-levelcooling-max-level#cooling-cellsdynamic-power-coefficientsched-energy-costslinux,phandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usbusy-cost-dataidle-cost-dataopp-sharedopp-hzopp-microvoltclock-latency-ns#interrupt-cellsinterrupt-controllerinterruptsinterrupt-affinityclock-frequencyoperating-pointsranges#clock-cells#reset-cellshisi,rst-sysconpmu-regmapsctrl-regmapreboot-offset#mbox-cellsmbox-namesmboxesclock-namesresetspinctrl-namespinctrl-0statuslabelrt1711,irq_pinrt-dual,supported_modesrt-tcpc,namert-tcpc,role_defrt-tcpc,rp_levelrt-tcpc,notifier_supply_numpd,source-pdo-sizepd,source-pdo-datapd,sink-pdo-sizepd,sink-pdo-datapd,id-vdo-sizepd,id-vdo-datalocal_dr_powerlocal_dr_datalocal_usb_commlocal_vconn_supplyattemp_discover_cableattemp_discover_idpr_checkpr_check_gp_sourcedr_checksnk_prefer_low_voltagesnk_ignore_mismatch_currentv1p2-supplyvdd-supplypd-gpiosel-gpioadi,dsi-lanesadi,disable-timing-generator#sound-dai-cellsremote-endpointtcp_nametypc_vbus_int_gpio,typec-gpiostypc_vbus_enable_valotg_gpiohub_vdd12_en_gpiohub_vdd33_en_gpiohub_reset_en_gpiodma-namesdmasenable-gpiosmax-speed#dma-cellsdma-channelsdma-requestsdma-avail-chandma-no-ccidma-typeinterrupt-namesgpio-controller#gpio-cellsgpio-rangesnum-cscs-gpiosspi-max-frequencyspi-cpolspi-cphasensorhub,nreset-gpiosensorhub,boot0-gpiosensorhub,wakeup-gpiosensorhub,irq1-gpiosensorhub,spi-cs-gpiosensorhub,bl-addrsensorhub,kernel-addrsensorhub,num-flash-bankssensorhub,flash-bankssensorhub,shared-addrsensorhub,num-shared-flash-bankssensorhub,shared-flash-bankssensorhub,irq2-gpioreg-namesbus-rangenum-lanesinterrupt-map-maskinterrupt-mapdec_clk_ratevdec_fpgaenc_clk_ratevenc_fpgacd-invertednum-slotsbus-widthdisable-wpcap-sd-highspeedsupports-highspeedcard-detect-delayreset-namescd-gpioshisilicon,peripheral-sysconsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendbroken-cdti,non-removable#thermal-sensor-cellsfreq-table-hzufs-hi3660-use-rate-Bufs-hi3660-broken-fastautoufs-hi3660-use-HS-GEAR3ufs-hi3660-broken-clk-gate-bypassbc_again_flageye_diagram_parameye_diagram_host_paramusb3_phy_cr_paramusb3_phy_host_cr_paramusb3_phy_tx_vboost_lvldr_modemaximum-speedpolling-delaypolling-delay-passivesustainable-powerthermal-sensorstemperaturehysteresistripcontributioncooling-devicesimple-audio-card,nameformatsound-dai#pinctrl-single,gpio-range-cells#pinctrl-cells#gpio-range-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,gpio-rangepinctrl-single,pinspinctrl-single,bias-pulldownpinctrl-single,bias-pulluppinctrl-single,drive-strengthgpu_outstandingipa-modelstatic-coefficientdynamic-coefficientthermal-zonetemp-poll-interval-msunlock_keycapabilityhardware_board_typemailboxesfuncsrc_bitdes_bitindexusedtimeoutdma-coherentstart-addrmux-gpiopanel-width-mmpanel-height-mmpwr-en-gpiobl-en-gpiopwm-gpioalignmentalloc-rangesheap-namereusablehisi,cma-secno-maprecord-sizeconsole-sizeftrace-sizememory-regioniova-alignpage-sizepage-alignheap-idheap-baseheap-sizeheap-typeregion-nrprotect-idaccess-attrwater-markper-alloc-sizeper-bit-sizeslave-modemshc1mshc2serial0serial1serial2serial3serial4serial5serial6stdout-pathtarget-pathfsmgr_flagsmode-normalmode-bootloadermode-recoveryclock-output-nameswakeup-sourcelinux,codelinux,default-triggerdefault-stateregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-enable-ramp-delayregulator-boot-onstartup-delay-usenable-active-highphy_pgd_basenshutdown_gpiodev_nameflow_cntrlbaud_ratedevmnt_flags