hc
2024-03-25 edb30157bad0c0001c32b854271ace01d3b9a16a
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
## @file
# Memory Reference Code configuration file.
#
# @copyright
# Copyright 2018 - 2021 Intel Corporation. <BR>
#
# SPDX-License-Identifier: BSD-2-Clause-Patent
##
 
#
# This file is for common defintions for all MRC build targets.
# This is not for platform specific defintions
#
 
[PcdsFixedAtBuild]
 
#
# MRC Debug configuration options
#
 
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDebugTurnarounds|FALSE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDebugPerformanceStats|TRUE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDebugSenseAmp|FALSE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDisplayPerformanceValues|FALSE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDebugLateCmdClk|FALSE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDebugPowerTraining|FALSE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDebugLrdimmExtraMessages|FALSE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcBeginEndDebugHooks|TRUE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcDebugSwizzleInspection|FALSE
 
#
# Dimm support
#
 
gEfiCpRcPkgTokenSpaceGuid.PcdMrcQrDimmSupport|TRUE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcSoDimmSupport|TRUE
 
#
# Miscellaneous MRC options
#
 
gEfiCpRcPkgTokenSpaceGuid.PcdMrcPurleyBiosHeaderOverride|TRUE
gEfiCpRcPkgTokenSpaceGuid.PcdMrcXmpSupport|TRUE
 
[PcdsFixedAtBuild.IA32]
 
gEfiCpRcPkgTokenSpaceGuid.PcdReserved7|TRUE
 
[BuildOptions]
 
#
# Size of NvramData structure, per socket
#
    DEFINE NUMBER_OF_SUB_CHANNELS = -D SUB_CH=1
 
    DEFINE NUMBER_OF_MAX_RANK_DIMM = -D MAX_RANK_DIMM=4
    DEFINE NUMBER_OF_MAX_RANK_CH   = -D MAX_RANK_CH=8
 
*_*_*_CC_FLAGS =  $(NUMBER_OF_SUB_CHANNELS) $(NUMBER_OF_MAX_RANK_DIMM) $(NUMBER_OF_MAX_RANK_CH)
 
#
# Always define IA32 for PEI, undefine for DXE and SMM
#
 
*_*_IA32_CC_FLAGS     = -D IA32
*_*_X64_CC_FLAGS     = -U IA32