1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
| /** @file
|
| @copyright
| Copyright 2020 - 2021 Intel Corporation. <BR>
|
| SPDX-License-Identifier: BSD-2-Clause-Patent
| **/
|
| #ifndef _PLATFORM_INFO_TYPES_H_
| #define _PLATFORM_INFO_TYPES_H_
|
| //
| // DIMM Connector type
| //
| typedef enum {
| DimmConnectorPth = 0x00, // Through hole connector
| DimmConnectorSmt, // Surface mount connector
| DimmConnectorMemoryDown, // Platform soldered DRAMs
| DimmConnectorIgnore, // Ignore connector type
| DimmConnectorMax
| } EFI_MEMORY_DIMM_CONNECTOR_TYPE;
|
| //
| // Platform types - used with EFI_PLATFORM_INFO BoardId
| //
| typedef enum {
| StartOfEfiPlatformTypeEnum = 0x00,
| //For PPO
| TypeNeonCityEPRP,
| TypeWolfPass,
| TypeTennesseePass,
| TypeHedtCRB,
| TypeLightningRidgeEXRP,
| TypeLightningRidgeEX8S1N,
| TypeBarkPeak,
| TypeYubaCityRP,
| TypeRidgeport,
| //End PPO
| TypeWilsonCityRP,
| TypeWilsonCityModular,
| TypeCoyotePass,
| TypeIdaville,
| TypeMoroCityRP,
| TypeBrightonCityRp,
| TypeJacobsville,
| TypeSnrSvp,
| TypeSnrSvpSodimm,
| TypeJacobsvilleMDV,
| TypeFrostCreekRP,
| TypeVictoriaCanyonRP,
| TypeArcherCityRP,
| TypeNeonCityEPECB,
| TypeIsoscelesPeak,
| TypeWilsonPointRP,
| TypeWilsonPointModular,
| TypeBretonSound,
| TypeWilsonCityPPV,
| TypeCooperCityRP,
| TypeWilsonCitySMT,
| TypeSnrSvpSodimmB,
| TypeArcherCityModular,
| TypeArcherCityEVB,
| TypeArcherCityXPV,
| TypeBigPineKey,
| TypeExperWorkStationRP,
| EndOfEfiPlatformTypeEnum
| } EFI_PLATFORM_TYPE;
|
| #define TypePlatformUnknown 0xFF
| #define TypePlatformMin StartOfEfiPlatformTypeEnum + 1
| #define TypePlatformMax EndOfEfiPlatformTypeEnum - 1
| #define TypePlatformDefault TypeWilsonPointRP
|
| //
| // CPU type: Standard (no MCP), -F, etc
| //
| typedef enum {
| CPU_TYPE_STD,
| CPU_TYPE_F,
| CPU_TYPE_P,
| CPU_TYPE_MAX
| } CPU_TYPE;
|
| #define CPU_TYPE_STD_MASK (1 << CPU_TYPE_STD)
| #define CPU_TYPE_F_MASK (1 << CPU_TYPE_F)
| #define CPU_TYPE_P_MASK (1 << CPU_TYPE_P)
|
| typedef enum {
| DaisyChainTopology = 0x00,
| InvSlotsDaisyChainTopology,
| TTopology
| } EFI_MEMORY_TOPOLOGY_TYPE;
|
| //
| // Values for SocketConfig
| //
|
| #define SOCKET_UNDEFINED 0
| #define SOCKET_4S 1
| #define SOCKET_HEDT 2
| #define SOCKET_1S 3
| #define SOCKET_1SWS 4
| #define SOCKET_8S 5
| #define SOCKET_2S 6
|
| #endif // #ifndef _PLATFORM_INFO_TYPES_H_
|
|
