1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
| /** @file
|
| @copyright
| Copyright 2016 - 2021 Intel Corporation. <BR>
|
| SPDX-License-Identifier: BSD-2-Clause-Patent
| **/
|
| #ifndef _FPGA_DATA_H_
| #define _FPGA_DATA_H_
|
| // Max Sockets for FPGA's, for all arrays, index loops,...
| // Note: all bit mask arrays are defined as "UINT8", so if this increases
| // Those will have to be refactored to hold the new data.
| #define FPGA_MAX_SOCKET MAX_SOCKET
|
| #endif
|
|
