1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
| /** @file
| Pcie Root Port info header
|
| Copyright (c) 2021, Intel Corporation. All rights reserved.<BR>
| SPDX-License-Identifier: BSD-2-Clause-Patent
| **/
|
| #ifndef _PCH_PCIERP_INFO_H_
| #define _PCH_PCIERP_INFO_H_
|
| //
| // Number of PCIe ports per PCIe controller
| //
| #define PCH_PCIE_CONTROLLER_PORTS 4u
|
| #endif
|
|
