hc
2024-03-25 edb30157bad0c0001c32b854271ace01d3b9a16a
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
/** @file
 
Copyright (c) 2018, Intel Corporation. All rights reserved.<BR>
SPDX-License-Identifier: BSD-2-Clause-Patent
 
**/
 
#ifndef   __SOCKET_PCI_RESOURCE_CONFIG_DATA_H__
#define   __SOCKET_PCI_RESOURCE_CONFIG_DATA_H__
 
 
#include <UncoreCommonIncludes.h>
#include "SocketConfiguration.h"
 
extern EFI_GUID gEfiSocketPciResourceDataGuid;
#define SOCKET_PCI_RESOURCE_CONFIGURATION_DATA_NAME L"SocketPciResourceConfigData"
 
#pragma pack(1)
typedef struct {
  //
  // Used by the PciHostBridge DXE driver, these variables don't need to be exposed through setup options
  // The variables are used as a communication vehicle from the PciHostBridge DXE driver to an OEM hook
  // which updates the KTI resource map
  //
  UINT16  PciSocketIoBase[MAX_SOCKET];
  UINT16  PciSocketIoLimit[MAX_SOCKET];
  UINT32  PciSocketMmiolBase[MAX_SOCKET];
  UINT32  PciSocketMmiolLimit[MAX_SOCKET];
  UINT64  PciSocketMmiohBase[MAX_SOCKET];
  UINT64  PciSocketMmiohLimit[MAX_SOCKET];
  UINT16  PciResourceIoBase[TOTAL_IIO_STACKS];
  UINT16  PciResourceIoLimit[TOTAL_IIO_STACKS];
  UINT32  PciResourceMem32Base[TOTAL_IIO_STACKS];
  UINT32  PciResourceMem32Limit[TOTAL_IIO_STACKS];
  UINT64  PciResourceMem64Base[TOTAL_IIO_STACKS];
  UINT64  PciResourceMem64Limit[TOTAL_IIO_STACKS];
} SOCKET_PCI_RESOURCE_CONFIGURATION_DATA;
#pragma pack()
 
#endif // __SOCKET_PCI_RESOURCE_CONFIG_DATA_H__