1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
| /** @file
| Soft Strap update.
|
| @copyright
| Copyright 2018 - 2021 Intel Corporation. <BR>
|
| SPDX-License-Identifier: BSD-2-Clause-Patent
| **/
|
| #include "PeiBoardInit.h"
| #include <Library/UbaSoftStrapUpdateLib.h>
|
| PLATFORM_PCH_SOFTSTRAP_FIXUP_ENTRY TypeCooperCityRPSoftStrapTable[] =
| {
| // SoftStrapNumber, LowBit, BitLength, Value
|
| ///
| /// Lignhtning Ridge 4S RP platform (Board ID=0x10 - TypeCooperCityRP)
| ///
| // SoftStrapNumber, LowBit, BitLength, Value
| {3, 1, 1, 0x1 }, // Intel QuickAssist Endpoint 2 (EP[2]) Primary Mux Select
| {4, 24, 1, 0x0 }, // 10 GbE MAC Power Gate Control
| {15, 4, 2, 0x3 }, // sSATA / PCIe Select for Port 2 (SATA_PCIE_SP2)
| {15, 6, 2, 0x1 }, // sSATA / PCIe Select for Port 3 (SATA_PCIE_SP3)
| {15, 18, 1, 0x1 }, // Polarity of GPP_H20 (GPIO polarity of Select between sSATA Port 2 and PCIe Port 8)
| {16, 4, 2, 0x3 }, // sSATA / PCIe GP Select for Port 2 (SATA_PCIE_GP2)
| {16, 6, 2, 0x1 }, // sSATA / PCIe GP Select for Port 3 (SATA_PCIE_GP3)
| {17, 6, 1, 0x0 }, // Intel (R) GbE Legacy PHY over PCIe Enabled
| {17, 12, 2, 0x3 }, // sSATA / PCIe Combo Port 2
| {18, 0, 2, 0x1 }, // sSATA / PCIe Combo Port 3
| {18, 6, 2, 0x3 }, // SATA / PCIe Combo Port 0
| {18, 8, 2, 0x3 }, // SATA / PCIe Combo Port 1
| {18, 10, 2, 0x3 }, // SATA / PCIe Combo Port 2
| {18, 12, 2, 0x3 }, // SATA / PCIe Combo Port 3
| {18, 14, 2, 0x3 }, // SATA / PCIe Combo Port 4
| {19, 2, 1, 0x1 }, // Polarity Select sSATA / PCIe Combo Port 2
| {19, 16, 2, 0x3 }, // SATA / PCIe Combo Port 5
| {19, 18, 2, 0x3 }, // SATA / PCIe Combo Port 6
| {19, 20, 2, 0x3 }, // SATA / PCIe Combo Port 7
| {33, 24, 7, 0x17}, // IE SMLink1 I2C Target Address
| {64, 24, 7, 0x17}, // ME SMLink1 I2C Target Address
| {84, 24, 1, 0x0 }, // SMS1 Gbe Legacy MAC SMBus Address Enable
| {85, 8, 3, 0x0 }, // SMS1 PMC SMBus Connect
| {88, 8, 2, 0x3 }, // Root Port Configuration 0
| {93, 0, 2, 0x3 }, // Flex IO Port 18 AUXILLARY Mux Select between SATA Port 0 and PCIe Port 12
| {93, 2, 2, 0x3 }, // Flex IO Port 19 AUXILLARY Mux Select between SATA Port 1 and PCIe Port 13
| {93, 4, 2, 0x3 }, // Flex IO Port 20 AUXILLARY Mux Select between SATA Port 2 and PCIe Port 14
| {94, 0, 2, 0x3 }, // Flex IO Port 21 AUXILLARY Mux Select between SATA Port 3 and PCIe Port 15
| {94, 2, 2, 0x3 }, // Flex IO Port 22 AUXILLARY Mux Select between SATA Port 4 and PCIe Port 16
| {94, 4, 2, 0x3 }, // Flex IO Port 23 AUXILLARY Mux Select between SATA Port 5 and PCIe Port 17
| {94, 6, 2, 0x3 }, // Flex IO Port 24 AUXILLARY Mux Select between SATA Port 6 and PCIe Port 18
| {94, 8, 2, 0x3 }, // Flex IO Port 25 AUXILLARY Mux Select between SATA Port 7 and PCIe Port 19
| {102, 0, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 0 and PCIe Port 12
| {102, 2, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 1 and PCIe Port 13
| {102, 4, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 2 and PCIe Port 14
| {102, 6, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 3 and PCIe Port 15
| {102, 8, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 4 and PCIe Port 16
| {102, 10, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 5 and PCIe Port 17
| {102, 12, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 6 and PCIe Port 18
| {102, 14, 2, 0x3 }, // Flex IO Port 18 Mux Select between SATA Port 7 and PCIe Port 19
| {103, 16, 3, 0x0 }, // GbE Legacy PHY Smbus Connection
| {103, 26, 1, 0x0 }, // GbE Legacy LCD SMBus PHY Address Enabled
| {103, 27, 1, 0x0 }, // GbE Legacy LC SMBus Address Enabled
| {133, 1, 1, 0x1 }, // Dual I/O Read Enabled
| {133, 2, 1, 0x1 }, // Quad Output Read Enabled
| {133, 3, 1, 0x1 }, // Quad I/O Read Enabled
| {136, 10, 2, 0x3 }, // eSPI / EC Maximum I/O Mode
| {136, 12, 1, 0x1 }, // Slave 1 (2nd eSPI device) Enable
| {136, 16, 3, 0x4 }, // eSPI / EC Slave 1 Device Bus Frequency
| {136, 19, 2, 0x3 }, // eSPI / EC Slave Device Maximum I/O Mode
|
| //
| // END OF LIST
| //
| {0, 0, 0, 0}
| };
|
| VOID
| TypeCooperCityRPPlatformSpecificUpdate (
| IN OUT UINT8 *FlashDescriptorCopy
| )
| {
|
| }
|
| PLATFORM_PCH_SOFTSTRAP_UPDATE TypeCooperCityRPSoftStrapUpdate =
| {
| PLATFORM_SOFT_STRAP_UPDATE_SIGNATURE,
| PLATFORM_SOFT_STRAP_UPDATE_VERSION,
| TypeCooperCityRPSoftStrapTable,
| TypeCooperCityRPPlatformSpecificUpdate
| };
|
| EFI_STATUS
| TypeCooperCityRPInstallSoftStrapData (
| IN UBA_CONFIG_DATABASE_PPI *UbaConfigPpi
| )
| {
| EFI_STATUS Status;
|
| Status = UbaConfigPpi->AddData (
| UbaConfigPpi,
| &gPlatformPchSoftStrapConfigDataGuid,
| &TypeCooperCityRPSoftStrapUpdate,
| sizeof(TypeCooperCityRPSoftStrapUpdate)
| );
|
| return Status;
| }
|
|
|
