1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
| /** @file
|
| Copyright (c) 2004 - 2019, Intel Corporation. All rights reserved.<BR>
|
| SPDX-License-Identifier: BSD-2-Clause-Patent
|
| Module Name:
|
|
| ClockControl.c
|
| Abstract:
|
| Sets platform/SKU specific clock routing information.
|
|
|
| --*/
|
| #include "PlatformDxe.h"
| #include <Protocol/CK505ClockPlatformInfo.h>
|
| //
| // Default clock routing informtion (All On)
| //
| EFI_CLOCK_PLATFORM_INFO mDefClockPolicy = {NULL, 0, NULL, 0, NULL, 0};
|
| //
| // Clock Settings
| //
| // Static clock table.
| // This should be used to define any clock settings that are static
| // (Always On or Always Off). Dynamic clocks should be set to enabled
| // in this table.
| //
| EFI_STATIC_SIGNALS mAtxStaticClocks[] = {
| {SrcClk8, Enabled, All},
| {SrcClk7, Enabled, All},
| {SrcClk6, Enabled, All},
| {SrcClk5, Enabled, All},
| {SrcClk4, Enabled, All},
| {SrcClk3, Enabled, All},
| {SrcClk2, Enabled, All},
| {SrcClk1, Enabled, All},
| {SrcClk0, Enabled, All},
| {Ref0, Enabled, All},
| {Dot96, Enabled, All},
| {Usb48, Enabled, All},
| {PciClkF5, Enabled, All},
| {PciClk0, Enabled, All},
| {PciClk2, Enabled, All},
| {PciClk3, Enabled, All},
| {PciClk4, Disabled, All},
| {Cr_B, EnabledWithSwitch, All},
| };
|
| //
| // ClockSxInfo Table
| // This is a list of clocks that need to be set to a known state when the
| // system enters S4 or S5.
| //
| EFI_STATIC_SIGNALS mAtxSxClocks[] = {
| {SaveClockConfiguration, Disabled, All}
| };
|
| //
| // ATX settings structure
| //
| EFI_CLOCK_PLATFORM_INFO mAtxClockSettings = {
| mAtxStaticClocks,
| sizeof(mAtxStaticClocks) / sizeof(mAtxStaticClocks[0]),
| mAtxSxClocks,
| sizeof(mAtxSxClocks) / sizeof(mAtxSxClocks[0])
| };
|
| VOID
| InitializeClockRouting(
| )
| {
| EFI_STATUS Status;
| UINTN BoardIdVarSize;
| EFI_BOARD_FEATURES BoardIdVar;
| EFI_CLOCK_PLATFORM_INFO *ClockPolicy;
| EFI_HANDLE Handle;
|
| ClockPolicy = &mDefClockPolicy;
|
| //
| // Do modifications based on board type
| //
| BoardIdVarSize = sizeof (EFI_BOARD_FEATURES);
| Status = gRT->GetVariable (
| BOARD_FEATURES_NAME,
| &gEfiBoardFeaturesGuid,
| NULL,
| &BoardIdVarSize,
| &BoardIdVar
| );
| if (!EFI_ERROR (Status)) {
|
| //
| // Isolate board type information
| //
| BoardIdVar = BoardIdVar & (B_BOARD_FEATURES_FORM_FACTOR_ATX |
| B_BOARD_FEATURES_FORM_FACTOR_BTX |
| B_BOARD_FEATURES_FORM_FACTOR_MICRO_ATX |
| B_BOARD_FEATURES_FORM_FACTOR_MICRO_BTX);
|
| if (BoardIdVar == B_BOARD_FEATURES_FORM_FACTOR_ATX ||
| BoardIdVar == B_BOARD_FEATURES_FORM_FACTOR_MICRO_ATX) {
| ClockPolicy = &mAtxClockSettings;
| }
| }
|
| Handle = NULL;
| Status = gBS->InstallProtocolInterface (
| &Handle,
| &gEfiCk505ClockPlatformInfoGuid,
| EFI_NATIVE_INTERFACE,
| ClockPolicy
| );
| ASSERT_EFI_ERROR(Status);
|
| }
|
|
|
|
