1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
| /** @file
| *
| * Copyright (c) 2013-2014, ARM Limited. All rights reserved.
| *
| * SPDX-License-Identifier: BSD-2-Clause-Patent
| *
| **/
|
| #include <AsmMacroIoLibV8.h>
| #include <Library/ArmLib.h>
|
| //UINTN
| //ArmPlatformGetCorePosition (
| // IN UINTN MpId
| // );
| // With this function: CorePos = (ClusterId * 2) + CoreId
| ASM_FUNC(ArmPlatformGetCorePosition)
| and x1, x0, #ARM_CORE_MASK
| and x0, x0, #ARM_CLUSTER_MASK
| add x0, x1, x0, LSR #7
| ret
|
| //UINTN
| //ArmPlatformGetPrimaryCoreMpId (
| // VOID
| // );
| ASM_FUNC(ArmPlatformGetPrimaryCoreMpId)
| ldr w0, PrimaryCoreMpid
| ret
|
| //UINTN
| //ArmPlatformIsPrimaryCore (
| // IN UINTN MpId
| // );
| ASM_FUNC(ArmPlatformIsPrimaryCore)
| MOV32 (w1, FixedPcdGet32 (PcdArmPrimaryCoreMask))
| and x0, x0, x1
|
| ldr w1, PrimaryCoreMpid
|
| cmp w0, w1
| cset x0, eq
| ret
|
| ASM_FUNC(ArmPlatformPeiBootAction)
| // The trusted firmware passes the primary CPU MPID through x0 register.
| // Save it in a variable.
| adr x1, PrimaryCoreMpid
| str w0, [x1]
| ret
|
| PrimaryCoreMpid: .word 0x0
|
|
