/** @file
|
* Multiple APIC Description Table (MADT)
|
*
|
* Copyright (c) 2012 - 2016, ARM Limited. All rights reserved.
|
*
|
* SPDX-License-Identifier: BSD-2-Clause-Patent
|
*
|
**/
|
|
#include "ArmPlatform.h"
|
#include <Library/AcpiLib.h>
|
#include <Library/ArmLib.h>
|
#include <Library/PcdLib.h>
|
#include <IndustryStandard/Acpi.h>
|
|
//
|
// Multiple APIC Description Table
|
//
|
#ifdef ARM_JUNO_ACPI_5_0
|
#pragma pack (1)
|
|
typedef struct {
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER Header;
|
EFI_ACPI_5_0_GIC_STRUCTURE GicInterfaces[FixedPcdGet32 (PcdCoreCount)];
|
EFI_ACPI_5_0_GIC_DISTRIBUTOR_STRUCTURE GicDistributor;
|
} EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE;
|
|
#pragma pack ()
|
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE Madt = {
|
{
|
ARM_ACPI_HEADER (
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE,
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE,
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE_REVISION
|
),
|
//
|
// MADT specific fields
|
//
|
0, // LocalApicAddress
|
0, // Flags
|
},
|
{
|
// Format: EFI_ACPI_5_0_GIC_STRUCTURE_INIT(GicId, AcpiCpuId, Flags, PmuIrq, GicBase)
|
// Note: The GIC Structure of the primary CPU must be the first entry (see note in 5.2.12.14 GIC Structure of
|
// ACPI v5.0).
|
// On Juno we can change the primary CPU changing the SCC register. It is not currently supported in the
|
// Trusted Firmware. When supported, we will need to code to dynamically change the ordering.
|
// For now we leave CPU2 (A53-0) at the first position.
|
// The cores from a same cluster are kept together. It is not an ACPI requirement but in case the OSPM uses
|
// the ACPI ARM Parking protocol, it might want to wake up the cores in the order of this table.
|
EFI_ACPI_5_0_GIC_STRUCTURE_INIT(2, 0, EFI_ACPI_5_0_GIC_ENABLED, 50, FixedPcdGet64 (PcdGicInterruptInterfaceBase)), // A53-0
|
EFI_ACPI_5_0_GIC_STRUCTURE_INIT(3, 1, EFI_ACPI_5_0_GIC_ENABLED, 54, FixedPcdGet64 (PcdGicInterruptInterfaceBase)), // A53-1
|
EFI_ACPI_5_0_GIC_STRUCTURE_INIT(4, 2, EFI_ACPI_5_0_GIC_ENABLED, 58, FixedPcdGet64 (PcdGicInterruptInterfaceBase)), // A53-2
|
EFI_ACPI_5_0_GIC_STRUCTURE_INIT(5, 3, EFI_ACPI_5_0_GIC_ENABLED, 62, FixedPcdGet64 (PcdGicInterruptInterfaceBase)), // A53-3
|
EFI_ACPI_5_0_GIC_STRUCTURE_INIT(0, 4, EFI_ACPI_5_0_GIC_ENABLED, 34, FixedPcdGet64 (PcdGicInterruptInterfaceBase)), // A57-0
|
EFI_ACPI_5_0_GIC_STRUCTURE_INIT(1, 5, EFI_ACPI_5_0_GIC_ENABLED, 38, FixedPcdGet64 (PcdGicInterruptInterfaceBase)) // A57-1
|
},
|
EFI_ACPI_5_0_GIC_DISTRIBUTOR_INIT(0, FixedPcdGet64 (PcdGicDistributorBase), 0)
|
};
|
#else
|
#pragma pack (1)
|
|
typedef struct {
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER Header;
|
EFI_ACPI_5_1_GIC_STRUCTURE GicInterfaces[FixedPcdGet32 (PcdCoreCount)];
|
EFI_ACPI_5_1_GIC_DISTRIBUTOR_STRUCTURE GicDistributor;
|
EFI_ACPI_6_0_GIC_MSI_FRAME_STRUCTURE MsiFrame;
|
} MULTIPLE_APIC_DESCRIPTION_TABLE;
|
|
#pragma pack ()
|
|
MULTIPLE_APIC_DESCRIPTION_TABLE Madt = {
|
{
|
ARM_ACPI_HEADER (
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE,
|
MULTIPLE_APIC_DESCRIPTION_TABLE,
|
EFI_ACPI_5_0_MULTIPLE_APIC_DESCRIPTION_TABLE_REVISION
|
),
|
//
|
// MADT specific fields
|
//
|
0, // LocalApicAddress
|
0, // Flags
|
},
|
{
|
// Format: EFI_ACPI_5_1_GICC_STRUCTURE_INIT(GicId, AcpiCpuUid, Flags, PmuIrq, GicBase, GicVBase, GicHBase,
|
// GsivId, GicRBase, Mpidr)
|
// Note: The GIC Structure of the primary CPU must be the first entry (see note in 5.2.12.14 GICC Structure of
|
// ACPI v5.1).
|
// On Juno we can change the primary CPU changing the SCC register. It is not currently supported in the
|
// Trusted Firmware. When supported, we will need to code to dynamically change the ordering.
|
// For now we leave CPU2 (A53-0) at the first position.
|
// The cores from a same cluster are kept together. It is not an ACPI requirement but in case the OSPM uses
|
// the ACPI ARM Parking protocol, it might want to wake up the cores in the order of this table.
|
EFI_ACPI_5_1_GICC_STRUCTURE_INIT( // A53-0
|
2, 0, GET_MPID(1, 0), EFI_ACPI_5_0_GIC_ENABLED, 50, FixedPcdGet64 (PcdGicInterruptInterfaceBase),
|
0x2C06F000, 0x2C04F000, 25, 0 /* GicRBase */),
|
EFI_ACPI_5_1_GICC_STRUCTURE_INIT( // A53-1
|
3, 1, GET_MPID(1, 1), EFI_ACPI_5_0_GIC_ENABLED, 54, FixedPcdGet64 (PcdGicInterruptInterfaceBase),
|
0x2C06F000, 0x2C04F000, 25, 0 /* GicRBase */),
|
EFI_ACPI_5_1_GICC_STRUCTURE_INIT( // A53-2
|
4, 2, GET_MPID(1, 2), EFI_ACPI_5_0_GIC_ENABLED, 58, FixedPcdGet64 (PcdGicInterruptInterfaceBase),
|
0x2C06F000, 0x2C04F000, 25, 0 /* GicRBase */),
|
EFI_ACPI_5_1_GICC_STRUCTURE_INIT( // A53-3
|
5, 3, GET_MPID(1, 3), EFI_ACPI_5_0_GIC_ENABLED, 62, FixedPcdGet64 (PcdGicInterruptInterfaceBase),
|
0x2C06F000, 0x2C04F000, 25, 0 /* GicRBase */),
|
EFI_ACPI_5_1_GICC_STRUCTURE_INIT( // A57-0
|
0, 4, GET_MPID(0, 0), EFI_ACPI_5_0_GIC_ENABLED, 34, FixedPcdGet64 (PcdGicInterruptInterfaceBase),
|
0x2C06F000, 0x2C04F000, 25, 0 /* GicRBase */),
|
EFI_ACPI_5_1_GICC_STRUCTURE_INIT( // A57-1
|
1, 5, GET_MPID(0, 1), EFI_ACPI_5_0_GIC_ENABLED, 38, FixedPcdGet64 (PcdGicInterruptInterfaceBase),
|
0x2C06F000, 0x2C04F000, 25, 0 /* GicRBase */),
|
},
|
EFI_ACPI_6_0_GIC_DISTRIBUTOR_INIT(0, FixedPcdGet64 (PcdGicDistributorBase), 0, 2),
|
// Format: EFI_ACPI_6_0_GIC_MSI_FRAME_INIT(GicMsiFrameId, PhysicalBaseAddress, Flags, SPICount, SPIBase)
|
EFI_ACPI_6_0_GIC_MSI_FRAME_INIT(0, ARM_JUNO_GIV2M_MSI_BASE, 0, ARM_JUNO_GIV2M_MSI_SPI_COUNT, ARM_JUNO_GIV2M_MSI_SPI_BASE)
|
};
|
#endif
|
|
//
|
// Reference the table being generated to prevent the optimizer from removing the
|
// data structure from the executable
|
//
|
VOID* CONST ReferenceAcpiTable = &Madt;
|
