1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
| /**************************************************************************;
| ;* *;
| ;* *;
| ;* Intel Corporation - ACPI Reference Code for the Baytrail *;
| ;* Family of Customer Reference Boards. *;
| ;* *;
| ;* *;
| ;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;
| ;
| ; SPDX-License-Identifier: BSD-2-Clause-Patent
| ;
| ;* *;
| ;* *;
| ;**************************************************************************/
|
|
| // LPC Bridge - Device 31, Function 0
| // Define the needed LPC registers used by ASL.
|
| scope(\_SB)
| {
| OperationRegion(ILBR, SystemMemory, \IBAS, 0x8C)
| Field(ILBR, AnyAcc, NoLock, Preserve)
| {
| Offset(0x08), // 0x08
| PARC, 8,
| PBRC, 8,
| PCRC, 8,
| PDRC, 8,
| PERC, 8,
| PFRC, 8,
| PGRC, 8,
| PHRC, 8,
| Offset(0x88), // 0x88
| , 3,
| UI3E, 1,
| UI4E, 1
| }
|
| Include ("98_LINK.ASL")
| }
|
| OperationRegion(LPC0, PCI_Config, 0x00, 0xC0)
| Field(LPC0, AnyAcc, NoLock, Preserve)
| {
| Offset(0x08), // 0x08
| SRID, 8, // Revision ID
| Offset(0x080), // 0x80
| C1EN, 1, // COM1 Enable
| , 31
| }
|
|
| Include ("LPC_DEV.ASL")
|
|
|
|
|
|
|
