; @file
|
; This file provides assembly 64-bit atomic reads/writes required for memory initialization.
|
;
|
; Copyright (c) 2019 Intel Corporation. All rights reserved. <BR>
|
;
|
; SPDX-License-Identifier: BSD-2-Clause-Patent
|
;
|
|
SECTION .text
|
|
;-----------------------------------------------------------------------------
|
;
|
; Section: SaMmioRead64
|
;
|
; Description: Read 64 bits from the Memory Mapped I/O space.
|
; Use MMX instruction for atomic access, because some MC registers have side effect.
|
;
|
; @param[in] Address - Memory mapped I/O address.
|
;
|
;-----------------------------------------------------------------------------
|
|
;UINT64
|
;SaMmioRead64 (
|
; IN UINTN Address
|
; )
|
|
global ASM_PFX(SaMmioRead64)
|
ASM_PFX(SaMmioRead64):
|
sub esp, 16
|
movq [esp], mm0 ;Save mm0 on stack
|
mov edx, [esp + 20] ;edx = Address
|
movq mm0, [edx] ;mm0 = [Address]
|
movq [esp + 8], mm0 ;Store mm0 on Stack
|
movq mm0, [esp] ;Restore mm0
|
emms
|
mov eax, [esp + 8] ;eax = [Address][31:0]
|
mov edx, [esp + 12] ;edx = [Address][64:32]
|
add esp, 16
|
ret
|
|
;-----------------------------------------------------------------------------
|
;
|
; Section: SaMmioWrite64
|
;
|
; Description: Write 64 bits to the Memory Mapped I/O space.
|
; Use MMX instruction for atomic access, because some MC registers have side effect.
|
;
|
; @param[in] Address - Memory mapped I/O address.
|
; @param[in] Value - The value to write.
|
;
|
;-----------------------------------------------------------------------------
|
|
;UINT64
|
;SaMmioWrite64 (
|
; IN UINTN Address,
|
; IN UINT64 Value
|
; )
|
|
global ASM_PFX(SaMmioWrite64)
|
ASM_PFX(SaMmioWrite64):
|
sub esp, 8
|
movq [esp], mm0 ;Save mm0 on Stack
|
mov edx, [esp + 12] ;edx = Address
|
movq mm0, [esp + 16] ;mm0 = Value
|
movq [edx], mm0 ;[Address] = Value
|
movq mm0, [esp] ;Restore mm0
|
emms
|
mov eax, [esp + 16] ;eax = Value[31:0]
|
mov edx, [esp + 20] ;edx = Value[64:32]
|
add esp, 8
|
ret
|
|
;-----------------------------------------------------------------------------
|
; Intel Silicon View Technology check point interface based on IO port reading
|
;
|
; @param CheckPoint Check point AH value.
|
; AH = 0x10: End of MRC State
|
; AH = 0x20: End of DXE State
|
; AH = 0x30: Ready to boot before INT-19h or UEFI boot
|
; AH = 0x40: After OS booting, need a timer SMI trigger to implement (TBD);
|
;
|
; @param PortReading IO port reading address used for breakpoints
|
;-----------------------------------------------------------------------------
|
|
;VOID
|
;EFIAPI
|
;IsvtCheckPoint (
|
; IN UINT32 CheckPoint,
|
; IN UINT32 PortReading
|
; )
|
|
global ASM_PFX(IsvtCheckPoint)
|
ASM_PFX(IsvtCheckPoint):
|
push eax
|
push edx
|
|
; Stack layout at this point:
|
;-------------
|
; PortReading ESP + 16
|
;-------------
|
; CheckPoint ESP + 12
|
;-------------
|
; EIP ESP + 8
|
;-------------
|
; EAX ESP + 4
|
;-------------
|
; EDX <-- ESP
|
;-------------
|
|
mov ah, BYTE [esp + 12] ; CheckPoint
|
mov dx, WORD [esp + 16] ; PortReading
|
in al, dx ; signal debugger
|
|
pop edx
|
pop eax
|
ret
|
|
|
