/** @file
|
Do platform initialization for PCI bridge.
|
|
@copyright
|
Copyright 1999 - 2021 Intel Corporation. <BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
**/
|
|
#include "PciHostBridge.h"
|
|
//
|
// The default latency for controllers
|
//
|
#define DEFAULT_PCI_LATENCY 0x20
|
|
|
EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *mPciRootBridgeIo;
|
|
/**
|
|
This function is called for all the PCI controllers that the PCI
|
bus driver finds. Can be used to Preprogram the controller.
|
|
@param This -- The EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_ PROTOCOL instance
|
@param RootBridgeHandle -- The PCI Root Bridge handle
|
@param PciBusAddress -- Address of the controller on the PCI bus
|
@param Phase -- The Phase during resource allocation
|
|
@retval EFI_SUCCESS
|
|
**/
|
EFI_STATUS
|
ChipsetPreprocessController (
|
IN EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL *This,
|
IN EFI_HANDLE RootBridgeHandle,
|
IN EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL_PCI_ADDRESS PciAddress,
|
IN EFI_PCI_CONTROLLER_RESOURCE_ALLOCATION_PHASE Phase
|
)
|
{
|
|
EFI_STATUS Status;
|
UINT8 Latency;
|
UINT8 CacheLineSize;
|
|
if (mPciRootBridgeIo == NULL) {
|
//
|
// Get root bridge in the system.
|
//
|
Status = gBS->HandleProtocol (RootBridgeHandle, &gEfiPciRootBridgeIoProtocolGuid, &mPciRootBridgeIo);
|
ASSERT_EFI_ERROR (Status);
|
}
|
|
if (Phase == EfiPciBeforeResourceCollection) {
|
//
|
// Program the latency register, CLS register
|
//
|
PciAddress.Register = PCI_LATENCY_TIMER_OFFSET;
|
mPciRootBridgeIo->Pci.Read (
|
mPciRootBridgeIo,
|
EfiPciWidthUint8,
|
*((UINT64 *) &PciAddress),
|
1,
|
&Latency
|
);
|
|
//
|
// PCI-x cards come up with a default latency of 0x40. Don't touch them.
|
//
|
if (Latency == 0) {
|
Latency = DEFAULT_PCI_LATENCY;
|
mPciRootBridgeIo->Pci.Write (
|
mPciRootBridgeIo,
|
EfiPciWidthUint8,
|
*((UINT64 *) &PciAddress),
|
1,
|
&Latency
|
);
|
}
|
//
|
// Program Cache Line Size as 64bytes
|
// 16 of DWORDs = 64bytes (0x10)
|
//
|
PciAddress.Register = PCI_CACHELINE_SIZE_OFFSET;
|
CacheLineSize = 0x10;
|
mPciRootBridgeIo->Pci.Write (
|
mPciRootBridgeIo,
|
EfiPciWidthUint8,
|
*((UINT64 *) &PciAddress),
|
1,
|
&CacheLineSize
|
);
|
|
}
|
|
return EFI_SUCCESS;
|
}
|
|
/**
|
|
Returns the Allocation attributes for the BNB Root Bridge.
|
|
@param RootBridgeIndex - The root bridge number. 0 based.
|
|
@retval EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM | EFI_PCI_HOST_BRIDGE_MEM64_DECODE
|
|
**/
|
UINT64
|
GetAllocAttributes (
|
IN UINTN RootBridgeIndex
|
)
|
{
|
//
|
// Cannot have more than one Root bridge
|
//
|
//ASSERT (RootBridgeIndex == 0);
|
|
//
|
// PCI Root Bridge does not support separate windows for Non-prefetchable
|
// and Prefetchable memory. A PCI bus driver needs to include requests for
|
// Prefetchable memory in the Non-prefetchable memory pool.
|
// Further TNB does not support 64 bit memory apertures for PCI. BNB
|
// can only have system memory above 4 GB,
|
//
|
|
return EFI_PCI_HOST_BRIDGE_COMBINE_MEM_PMEM | EFI_PCI_HOST_BRIDGE_MEM64_DECODE;
|
}
|
