hc
2024-03-22 a0752693d998599af469473b8dc239ef973a012f
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
/** @file
  Tiger Lake U RVP Multi-Board Initialization Pre-Memory library
 
 
  Copyright (c) 2021, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent
**/
 
#include <PiPei.h>
#include <Library/BaseLib.h>
#include <Library/IoLib.h>
#include <Library/BoardInitLib.h>
#include <Library/MultiBoardInitSupportLib.h>
#include <Library/PcdLib.h>
#include <Library/DebugLib.h>
 
#include <PlatformBoardId.h>
 
EFI_STATUS
EFIAPI
TigerlakeURvpBoardDetect (
  VOID
  );
 
EFI_STATUS
EFIAPI
TigerlakeURvpMultiBoardDetect (
  VOID
  );
 
EFI_BOOT_MODE
EFIAPI
TigerlakeURvpBoardBootModeDetect (
  VOID
  );
 
EFI_STATUS
EFIAPI
TigerlakeURvpBoardDebugInit (
  VOID
  );
 
EFI_STATUS
EFIAPI
TigerlakeURvpBoardInitBeforeMemoryInit (
  VOID
  );
 
 
BOARD_DETECT_FUNC  mTigerlakeURvpBoardDetectFunc = {
  TigerlakeURvpMultiBoardDetect
};
 
BOARD_PRE_MEM_INIT_FUNC  mTigerlakeURvpBoardPreMemInitFunc = {
  TigerlakeURvpBoardDebugInit,
  TigerlakeURvpBoardBootModeDetect,
  TigerlakeURvpBoardInitBeforeMemoryInit,
  NULL, // BoardInitAfterMemoryInit
  NULL, // BoardInitBeforeTempRamExit
  NULL, // BoardInitAfterTempRamExit
};
 
EFI_STATUS
EFIAPI
TigerlakeURvpMultiBoardDetect (
  VOID
  )
{
  DEBUG ((DEBUG_INFO, " In TglUMultiBoardDetect \n"));
 
  TigerlakeURvpBoardDetect ();
 
  if (LibPcdGetSku () == SkuIdTglU) {
    RegisterBoardPreMemInit (&mTigerlakeURvpBoardPreMemInitFunc);
  } else {
    DEBUG ((DEBUG_WARN,"Not a Valid TigerLake U Board\n"));
  }
  return EFI_SUCCESS;
}
 
EFI_STATUS
EFIAPI
PeiTigerlakeURvpMultiBoardInitPreMemLibConstructor (
  VOID
  )
{
  return RegisterBoardDetect (&mTigerlakeURvpBoardDetectFunc);
}