1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
| /** @file
|
| Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
| SPDX-License-Identifier: BSD-2-Clause-Patent
|
| **/
|
| #ifndef __FSPT_CORE_UPD_H__
| #define __FSPT_CORE_UPD_H__
|
| #pragma pack(1)
|
| /** Fsp T Core UPD
| **/
| typedef struct {
|
| /** Offset 0x0020
| **/
| UINT32 MicrocodeRegionBase;
|
| /** Offset 0x0024
| **/
| UINT32 MicrocodeRegionSize;
|
| /** Offset 0x0028
| **/
| UINT32 CodeRegionBase;
|
| /** Offset 0x002C
| **/
| UINT32 CodeRegionSize;
|
| /** Offset 0x0030
| **/
| UINT8 Reserved[16];
| } FSPT_CORE_UPD;
|
| #pragma pack()
|
| #endif
|
|
