1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
| /** @file
| * Secondary System Description Table Fields (SSDT)
| *
| * Copyright (c) 2020-2021, Arm Ltd. All rights reserved.
| *
| * SPDX-License-Identifier: BSD-2-Clause-Patent
| *
| **/
|
| #include "SgiPlatform.h"
| #include "SgiAcpiHeader.h"
|
| DefinitionBlock ("SsdtRosTable.aml", "SSDT", 2, "ARMLTD", "ARMSGI",
| EFI_ACPI_ARM_OEM_REVISION) {
| Scope (_SB) {
| // UART PL011
| Device (COM0) {
| Name (_HID, "ARMH0011")
| Name (_CID, "ARMH0011")
| Name (_UID, Zero)
| Name (_STA, 0xF)
| Name (_CRS, ResourceTemplate () {
| Memory32Fixed (
| ReadWrite,
| FixedPcdGet64 (PcdSerialDbgRegisterBase),
| 0x1000
| )
| Interrupt (ResourceConsumer, Level, ActiveHigh, Exclusive) { FixedPcdGet32 (PL011UartInterrupt) }
| })
| }
|
| // VIRTIO DISK
| Device (VR00) {
| Name (_HID, "LNRO0005")
| Name (_UID, 0)
| Name (_CCA, 1) // mark the device coherent
|
| Name (_CRS, ResourceTemplate() {
| Memory32Fixed (
| ReadWrite,
| FixedPcdGet32 (PcdVirtioBlkBaseAddress),
| FixedPcdGet32 (PcdVirtioBlkSize)
| )
| Interrupt (ResourceConsumer, Level, ActiveHigh, Exclusive) {
| FixedPcdGet32 (PcdVirtioBlkInterrupt)
| }
| })
| }
|
| // VIRTIO NET
| Device (VR01) {
| Name (_HID, "LNRO0005")
| Name (_UID, 1)
| Name (_CCA, 1) // mark the device coherent
|
| Name (_CRS, ResourceTemplate() {
| Memory32Fixed (ReadWrite,
| FixedPcdGet32 (PcdVirtioNetBaseAddress),
| FixedPcdGet32 (PcdVirtioNetSize)
| )
| Interrupt (ResourceConsumer, Level, ActiveHigh, Exclusive) {
| FixedPcdGet32 (PcdVirtioNetInterrupt)
| }
| })
| }
| } // Scope(_SB)
| }
|
|
