1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
| /** @file
| * Differentiated System Description Table Fields (DSDT)
| *
| * Copyright (c) 2018-2021, ARM Ltd. All rights reserved.
| *
| * SPDX-License-Identifier: BSD-2-Clause-Patent
| *
| **/
|
| #include "SgiPlatform.h"
| #include "SgiAcpiHeader.h"
|
| DefinitionBlock ("DsdtTable.aml", "DSDT", 2, "ARMLTD", "ARMSGI",
| EFI_ACPI_ARM_OEM_REVISION) {
| Scope (_SB) {
| /* _OSC: Operating System Capabilities */
| Method (_OSC, 4, Serialized) {
| CreateDWordField (Arg3, 0x00, STS0)
| CreateDWordField (Arg3, 0x04, CAP0)
|
| /* Platform-wide Capabilities */
| If (LEqual (Arg0, ToUUID("0811b06e-4a27-44f9-8d60-3cbbc22e7b48"))) {
| /* OSC rev 1 supported, for other version, return failure */
| If (LEqual (Arg1, One)) {
| And (STS0, Not (OSC_STS_MASK), STS0)
|
| If (And (CAP0, OSC_CAP_OS_INITIATED_LPI)) {
| /* OS initiated LPI not supported */
| And (CAP0, Not (OSC_CAP_OS_INITIATED_LPI), CAP0)
| Or (STS0, OSC_STS_CAPABILITY_MASKED, STS0)
| }
|
| If (And (CAP0, OSC_CAP_PLAT_COORDINATED_LPI)) {
| if (LEqual (FixedPcdGet32 (PcdOscLpiEnable), Zero)) {
| And (CAP0, Not (OSC_CAP_PLAT_COORDINATED_LPI), CAP0)
| Or (STS0, OSC_STS_CAPABILITY_MASKED, STS0)
| }
| }
|
| } Else {
| And (STS0, Not (OSC_STS_MASK), STS0)
| Or (STS0, Or (OSC_STS_FAILURE, OSC_STS_UNRECOGNIZED_REV), STS0)
| }
| } Else {
| And (STS0, Not (OSC_STS_MASK), STS0)
| Or (STS0, Or (OSC_STS_FAILURE, OSC_STS_UNRECOGNIZED_UUID), STS0)
| }
|
| Return (Arg3)
| }
|
| Name (CLPI, Package () { /* LPI for Cluster, support 1 LPI state */
| 0, // Version
| 0, // Level Index
| 1, // Count
| Package () { // Power Gating state for Cluster
| 2500, // Min residency (uS)
| 1150, // Wake latency (uS)
| 1, // Flags
| 1, // Arch Context Flags
| 100, // Residency Counter Frequency
| 0, // No Parent State
| 0x00000020, // Integer Entry method
| ResourceTemplate () { // Null Residency Counter
| Register (SystemMemory, 0, 0, 0, 0)
| },
| ResourceTemplate () { // Null Usage Counter
| Register (SystemMemory, 0, 0, 0, 0)
| },
| "LPI2-Cluster"
| },
| })
|
| Name (PLPI, Package () { /* LPI for Processor, support 2 LPI states */
| 0, // Version
| 1, // Level Index
| 2, // Count
| Package () { // WFI for CPU
| 1, // Min residency (uS)
| 1, // Wake latency (uS)
| 1, // Flags
| 0, // Arch Context lost Flags (no loss)
| 100, // Residency Counter Frequency
| 0, // No parent state
| ResourceTemplate () { // Register Entry method
| Register (FFixedHW,
| 32, // Bit Width
| 0, // Bit Offset
| 0xFFFFFFFF, // Address
| 3, // Access Size
| )
| },
| ResourceTemplate () { // Null Residency Counter
| Register (SystemMemory, 0, 0, 0, 0)
| },
| ResourceTemplate () { // Null Usage Counter
| Register (SystemMemory, 0, 0, 0, 0)
| },
| "LPI1-Core"
| },
| Package () { // Power Gating state for CPU
| 150, // Min residency (uS)
| 350, // Wake latency (uS)
| 1, // Flags
| 1, // Arch Context lost Flags (Core context lost)
| 100, // Residency Counter Frequency
| 1, // Parent node can be in any shallower state
| ResourceTemplate () { // Register Entry method
| Register (FFixedHW,
| 32, // Bit Width
| 0, // Bit Offset
| 0x40000002, // Address (PwrLvl:core, StateTyp:PwrDn)
| 3, // Access Size
| )
| },
| ResourceTemplate () { // Null Residency Counter
| Register (SystemMemory, 0, 0, 0, 0)
| },
| ResourceTemplate () { // Null Usage Counter
| Register (SystemMemory, 0, 0, 0, 0)
| },
| "LPI3-Core"
| },
| })
|
| Device (CLU0) { // Cluster 0
| Name (_HID, "ACPI0010")
| Name (_UID, 0)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.CLPI)
| }
|
| Device (CP00) { // Neoverse-N1: Cluster 0, Cpu 0
| Name (_HID, "ACPI0007")
| Name (_UID, 0)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
|
| Device (CP01) { // Neoverse-N1: Cluster 0, Cpu 1
| Name (_HID, "ACPI0007")
| Name (_UID, 1)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
|
| Device (CP02) { // Neoverse-N1: Cluster 0, Cpu 2
| Name (_HID, "ACPI0007")
| Name (_UID, 2)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
|
| Device (CP03) { // Neoverse-N1: Cluster 0, Cpu 3
| Name (_HID, "ACPI0007")
| Name (_UID, 3)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
| }
|
| Device (CLU1) { // Cluster 1
| Name (_HID, "ACPI0010")
| Name (_UID, 1)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.CLPI)
| }
|
| Device (CP04) { // Neoverse-N1: Cluster 1, Cpu 0
| Name (_HID, "ACPI0007")
| Name (_UID, 4)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
|
| Device (CP05) { // Neoverse-N1: Cluster 1, Cpu 1
| Name (_HID, "ACPI0007")
| Name (_UID, 5)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
|
| Device (CP06) { // Neoverse-N1: Cluster 1, Cpu 2
| Name (_HID, "ACPI0007")
| Name (_UID, 6)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
|
| Device (CP07) { // Neoverse-N1: Cluster 1, Cpu 3
| Name (_HID, "ACPI0007")
| Name (_UID, 7)
| Name (_STA, 0xF)
| Method (_LPI, 0, NotSerialized) {
| Return (\_SB.PLPI)
| }
| }
| }
| } // Scope(_SB)
| }
|
|
