/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
|
/*
|
* Copyright (c) 2016 BayLibre, SAS.
|
* Author: Neil Armstrong <narmstrong@baylibre.com>
|
*
|
* Copyright (c) 2017 Amlogic, inc.
|
* Author: Yixun Lan <yixun.lan@amlogic.com>
|
*
|
*/
|
|
#ifndef _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H
|
#define _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H
|
|
/* RESET0 */
|
#define RESET_HIU 0
|
#define RESET_PCIE_A 1
|
#define RESET_PCIE_B 2
|
#define RESET_DDR_TOP 3
|
/* 4 */
|
#define RESET_VIU 5
|
#define RESET_PCIE_PHY 6
|
#define RESET_PCIE_APB 7
|
/* 8 */
|
/* 9 */
|
#define RESET_VENC 10
|
#define RESET_ASSIST 11
|
/* 12 */
|
#define RESET_VCBUS 13
|
/* 14 */
|
/* 15 */
|
#define RESET_GIC 16
|
#define RESET_CAPB3_DECODE 17
|
/* 18-21 */
|
#define RESET_SYS_CPU_CAPB3 22
|
#define RESET_CBUS_CAPB3 23
|
#define RESET_AHB_CNTL 24
|
#define RESET_AHB_DATA 25
|
#define RESET_VCBUS_CLK81 26
|
#define RESET_MMC 27
|
/* 28-31 */
|
/* RESET1 */
|
/* 32 */
|
/* 33 */
|
#define RESET_USB_OTG 34
|
#define RESET_DDR 35
|
#define RESET_AO_RESET 36
|
/* 37 */
|
#define RESET_AHB_SRAM 38
|
/* 39 */
|
/* 40 */
|
#define RESET_DMA 41
|
#define RESET_ISA 42
|
#define RESET_ETHERNET 43
|
/* 44 */
|
#define RESET_SD_EMMC_B 45
|
#define RESET_SD_EMMC_C 46
|
#define RESET_ROM_BOOT 47
|
#define RESET_SYS_CPU_0 48
|
#define RESET_SYS_CPU_1 49
|
#define RESET_SYS_CPU_2 50
|
#define RESET_SYS_CPU_3 51
|
#define RESET_SYS_CPU_CORE_0 52
|
#define RESET_SYS_CPU_CORE_1 53
|
#define RESET_SYS_CPU_CORE_2 54
|
#define RESET_SYS_CPU_CORE_3 55
|
#define RESET_SYS_PLL_DIV 56
|
#define RESET_SYS_CPU_AXI 57
|
#define RESET_SYS_CPU_L2 58
|
#define RESET_SYS_CPU_P 59
|
#define RESET_SYS_CPU_MBIST 60
|
/* 61-63 */
|
/* RESET2 */
|
/* 64 */
|
/* 65 */
|
#define RESET_AUDIO 66
|
/* 67 */
|
#define RESET_MIPI_HOST 68
|
#define RESET_AUDIO_LOCKER 69
|
#define RESET_GE2D 70
|
/* 71-76 */
|
#define RESET_AO_CPU_RESET 77
|
/* 78-95 */
|
/* RESET3 */
|
#define RESET_RING_OSCILLATOR 96
|
/* 97-127 */
|
/* RESET4 */
|
/* 128 */
|
/* 129 */
|
#define RESET_MIPI_PHY 130
|
/* 131-140 */
|
#define RESET_VENCL 141
|
#define RESET_I2C_MASTER_2 142
|
#define RESET_I2C_MASTER_1 143
|
/* 144-159 */
|
/* RESET5 */
|
/* 160-191 */
|
/* RESET6 */
|
#define RESET_PERIPHS_GENERAL 192
|
#define RESET_PERIPHS_SPICC 193
|
/* 194 */
|
/* 195 */
|
#define RESET_PERIPHS_I2C_MASTER_0 196
|
/* 197-200 */
|
#define RESET_PERIPHS_UART_0 201
|
#define RESET_PERIPHS_UART_1 202
|
/* 203-204 */
|
#define RESET_PERIPHS_SPI_0 205
|
#define RESET_PERIPHS_I2C_MASTER_3 206
|
/* 207-223 */
|
/* RESET7 */
|
#define RESET_USB_DDR_0 224
|
#define RESET_USB_DDR_1 225
|
#define RESET_USB_DDR_2 226
|
#define RESET_USB_DDR_3 227
|
/* 228 */
|
#define RESET_DEVICE_MMC_ARB 229
|
/* 230 */
|
#define RESET_VID_LOCK 231
|
#define RESET_A9_DMC_PIPEL 232
|
#define RESET_DMC_VPU_PIPEL 233
|
/* 234-255 */
|
|
#endif
|
