hc
2025-02-14 bbb9540dc49f70f6b703d1c8d1b85fa5f602d86e
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Intel Low Power Subsystem PWM controller PCI driver
 *
 * Copyright (C) 2014, Intel Corporation
 *
 * Derived from the original pwm-lpss.c
 */
 
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/pm_runtime.h>
 
#include "pwm-lpss.h"
 
/* BayTrail */
static const struct pwm_lpss_boardinfo pwm_lpss_byt_info = {
   .clk_rate = 25000000,
   .npwm = 1,
   .base_unit_bits = 16,
};
 
/* Braswell */
static const struct pwm_lpss_boardinfo pwm_lpss_bsw_info = {
   .clk_rate = 19200000,
   .npwm = 1,
   .base_unit_bits = 16,
};
 
/* Broxton */
static const struct pwm_lpss_boardinfo pwm_lpss_bxt_info = {
   .clk_rate = 19200000,
   .npwm = 4,
   .base_unit_bits = 22,
   .bypass = true,
};
 
/* Tangier */
static const struct pwm_lpss_boardinfo pwm_lpss_tng_info = {
   .clk_rate = 19200000,
   .npwm = 4,
   .base_unit_bits = 22,
};
 
static int pwm_lpss_probe_pci(struct pci_dev *pdev,
                 const struct pci_device_id *id)
{
   const struct pwm_lpss_boardinfo *info;
   struct pwm_lpss_chip *lpwm;
   int err;
 
   err = pcim_enable_device(pdev);
   if (err < 0)
       return err;
 
   info = (struct pwm_lpss_boardinfo *)id->driver_data;
   lpwm = pwm_lpss_probe(&pdev->dev, &pdev->resource[0], info);
   if (IS_ERR(lpwm))
       return PTR_ERR(lpwm);
 
   pci_set_drvdata(pdev, lpwm);
 
   pm_runtime_put(&pdev->dev);
   pm_runtime_allow(&pdev->dev);
 
   return 0;
}
 
static void pwm_lpss_remove_pci(struct pci_dev *pdev)
{
   struct pwm_lpss_chip *lpwm = pci_get_drvdata(pdev);
 
   pm_runtime_forbid(&pdev->dev);
   pm_runtime_get_sync(&pdev->dev);
 
   pwm_lpss_remove(lpwm);
}
 
#ifdef CONFIG_PM
static int pwm_lpss_runtime_suspend_pci(struct device *dev)
{
   /*
    * The PCI core will handle transition to D3 automatically. We only
    * need to provide runtime PM hooks for that to happen.
    */
   return 0;
}
 
static int pwm_lpss_runtime_resume_pci(struct device *dev)
{
   return 0;
}
#endif
 
static const struct dev_pm_ops pwm_lpss_pci_pm = {
   SET_RUNTIME_PM_OPS(pwm_lpss_runtime_suspend_pci,
              pwm_lpss_runtime_resume_pci, NULL)
};
 
static const struct pci_device_id pwm_lpss_pci_ids[] = {
   { PCI_VDEVICE(INTEL, 0x0ac8), (unsigned long)&pwm_lpss_bxt_info},
   { PCI_VDEVICE(INTEL, 0x0f08), (unsigned long)&pwm_lpss_byt_info},
   { PCI_VDEVICE(INTEL, 0x0f09), (unsigned long)&pwm_lpss_byt_info},
   { PCI_VDEVICE(INTEL, 0x11a5), (unsigned long)&pwm_lpss_tng_info},
   { PCI_VDEVICE(INTEL, 0x1ac8), (unsigned long)&pwm_lpss_bxt_info},
   { PCI_VDEVICE(INTEL, 0x2288), (unsigned long)&pwm_lpss_bsw_info},
   { PCI_VDEVICE(INTEL, 0x2289), (unsigned long)&pwm_lpss_bsw_info},
   { PCI_VDEVICE(INTEL, 0x31c8), (unsigned long)&pwm_lpss_bxt_info},
   { PCI_VDEVICE(INTEL, 0x5ac8), (unsigned long)&pwm_lpss_bxt_info},
   { },
};
MODULE_DEVICE_TABLE(pci, pwm_lpss_pci_ids);
 
static struct pci_driver pwm_lpss_driver_pci = {
   .name = "pwm-lpss",
   .id_table = pwm_lpss_pci_ids,
   .probe = pwm_lpss_probe_pci,
   .remove = pwm_lpss_remove_pci,
   .driver = {
       .pm = &pwm_lpss_pci_pm,
   },
};
module_pci_driver(pwm_lpss_driver_pci);
 
MODULE_DESCRIPTION("PWM PCI driver for Intel LPSS");
MODULE_LICENSE("GPL v2");