/* SPDX-License-Identifier: GPL-2.0 */
|
// Copyright (C) 2012 ARM Limited
|
// Copyright (C) 2005-2017 Andes Technology Corporation
|
#ifndef __ASM_VDSO_DATAPAGE_H
|
#define __ASM_VDSO_DATAPAGE_H
|
|
#ifdef __KERNEL__
|
|
#ifndef __ASSEMBLY__
|
|
struct vdso_data {
|
bool cycle_count_down; /* timer cyclye counter is decrease with time */
|
u32 cycle_count_offset; /* offset of timer cycle counter register */
|
u32 seq_count; /* sequence count - odd during updates */
|
u32 xtime_coarse_sec; /* coarse time */
|
u32 xtime_coarse_nsec;
|
|
u32 wtm_clock_sec; /* wall to monotonic offset */
|
u32 wtm_clock_nsec;
|
u32 xtime_clock_sec; /* CLOCK_REALTIME - seconds */
|
u32 cs_mult; /* clocksource multiplier */
|
u32 cs_shift; /* Cycle to nanosecond divisor (power of two) */
|
u32 hrtimer_res; /* hrtimer resolution */
|
|
u64 cs_cycle_last; /* last cycle value */
|
u64 cs_mask; /* clocksource mask */
|
|
u64 xtime_clock_nsec; /* CLOCK_REALTIME sub-ns base */
|
u32 tz_minuteswest; /* timezone info for gettimeofday(2) */
|
u32 tz_dsttime;
|
};
|
|
#endif /* !__ASSEMBLY__ */
|
|
#endif /* __KERNEL__ */
|
|
#endif /* __ASM_VDSO_DATAPAGE_H */
|
