// SPDX-License-Identifier: GPL-2.0
|
/*
|
* Digi International's ConnectCore6UL SBC Express board device tree source
|
*
|
* Copyright 2018 Digi International, Inc.
|
*
|
*/
|
|
/dts-v1/;
|
#include <dt-bindings/input/input.h>
|
#include <dt-bindings/interrupt-controller/irq.h>
|
#include "imx6ul.dtsi"
|
#include "imx6ul-ccimx6ulsom.dtsi"
|
|
/ {
|
model = "Digi International ConnectCore 6UL SBC Express.";
|
compatible = "digi,ccimx6ulsbcexpress", "digi,ccimx6ulsom",
|
"fsl,imx6ul";
|
};
|
|
&adc1 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_adc1>;
|
status = "okay";
|
};
|
|
&can1 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_flexcan1>;
|
xceiver-supply = <&ext_3v3>;
|
status = "okay";
|
};
|
|
&ecspi3 {
|
cs-gpios = <&gpio1 20 GPIO_ACTIVE_LOW>;
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_ecspi3_master>;
|
status = "okay";
|
};
|
|
&fec1 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_enet1>;
|
phy-mode = "rmii";
|
phy-handle = <ðphy0>;
|
status = "okay";
|
|
mdio {
|
#address-cells = <1>;
|
#size-cells = <0>;
|
|
ethphy0: ethernet-phy@0 {
|
compatible = "ethernet-phy-ieee802.3-c22";
|
smsc,disable-energy-detect;
|
reg = <0>;
|
};
|
};
|
};
|
|
&i2c2 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_i2c2>;
|
status = "okay";
|
};
|
|
&pwm1 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_pwm1>;
|
status = "okay";
|
};
|
|
&uart4 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_uart4>;
|
status = "okay";
|
};
|
|
&uart5 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_uart5>;
|
status = "okay";
|
};
|
|
&usbotg1 {
|
dr_mode = "host";
|
disable-over-current;
|
status = "okay";
|
};
|
|
&usbotg2 {
|
dr_mode = "host";
|
disable-over-current;
|
status = "okay";
|
};
|
|
&usdhc2 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_usdhc2>;
|
broken-cd; /* no carrier detect line (use polling) */
|
no-1-8-v;
|
status = "okay";
|
};
|
|
&iomuxc {
|
pinctrl-names = "default";
|
pinctrl-0 = <&pinctrl_hog>;
|
|
pinctrl_adc1: adc1grp {
|
fsl,pins = <
|
/* GPIO1_4/ADC1_IN4 (pin 7 of the expansion header) */
|
MX6UL_PAD_GPIO1_IO04__GPIO1_IO04 0xb0
|
>;
|
};
|
|
pinctrl_ecspi3_master: ecspi3grp1 {
|
fsl,pins = <
|
MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK 0x10b0
|
MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI 0x10b0
|
MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO 0x10b0
|
MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20 0x10b0 /* Chip Select */
|
>;
|
};
|
|
pinctrl_ecspi3_slave: ecspi3grp2 {
|
fsl,pins = <
|
MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK 0x10b0
|
MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI 0x10b0
|
MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO 0x10b0
|
MX6UL_PAD_UART2_TX_DATA__ECSPI3_SS0 0x10b0 /* Chip Select */
|
>;
|
};
|
|
pinctrl_enet1: enet1grp {
|
fsl,pins = <
|
MX6UL_PAD_GPIO1_IO07__ENET1_MDC 0x1b0b0
|
MX6UL_PAD_GPIO1_IO06__ENET1_MDIO 0x1b0b0
|
MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN 0x1b0b0
|
MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER 0x1b0b0
|
MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
|
MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
|
MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN 0x1b0b0
|
MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
|
MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
|
MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 0x40017051
|
>;
|
};
|
|
pinctrl_flexcan1: flexcan1grp{
|
fsl,pins = <
|
MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX 0x1b020
|
MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX 0x1b020
|
>;
|
};
|
|
pinctrl_i2c2: i2c2grp {
|
fsl,pins = <
|
MX6UL_PAD_GPIO1_IO00__I2C2_SCL 0x4001b8b0
|
MX6UL_PAD_GPIO1_IO01__I2C2_SDA 0x4001b8b0
|
>;
|
};
|
|
pinctrl_pwm1: pwm1grp {
|
fsl,pins = <
|
MX6UL_PAD_LCD_DATA00__PWM1_OUT 0x10b0
|
>;
|
};
|
|
pinctrl_uart4: uart4grp {
|
fsl,pins = <
|
MX6UL_PAD_LCD_CLK__UART4_DCE_TX 0x1b0b1
|
MX6UL_PAD_LCD_ENABLE__UART4_DCE_RX 0x1b0b1
|
>;
|
};
|
|
pinctrl_uart5: uart5grp {
|
fsl,pins = <
|
MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 0x1b0b1
|
MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x1b0b1
|
>;
|
};
|
|
pinctrl_usdhc2: usdhc2grp {
|
fsl,pins = <
|
MX6UL_PAD_CSI_HSYNC__USDHC2_CMD 0x17059
|
MX6UL_PAD_CSI_VSYNC__USDHC2_CLK 0x10071
|
MX6UL_PAD_CSI_DATA00__USDHC2_DATA0 0x17059
|
MX6UL_PAD_CSI_DATA01__USDHC2_DATA1 0x17059
|
MX6UL_PAD_CSI_DATA02__USDHC2_DATA2 0x17059
|
MX6UL_PAD_CSI_DATA03__USDHC2_DATA3 0x17059
|
>;
|
};
|
|
/* General purpose pinctrl */
|
pinctrl_hog: hoggrp {
|
fsl,pins = <
|
/* GPIOs BANK 3 */
|
MX6UL_PAD_LCD_RESET__GPIO3_IO04 0xf030
|
>;
|
};
|
};
|
