// SPDX-License-Identifier: GPL-2.0-only
|
/*
|
* Copyright (C) 2013 Synopsys, Inc. (www.synopsys.com)
|
*/
|
/dts-v1/;
|
|
/include/ "skeleton.dtsi"
|
|
/ {
|
model = "snps,nsimosci";
|
compatible = "snps,nsimosci";
|
#address-cells = <1>;
|
#size-cells = <1>;
|
interrupt-parent = <&core_intc>;
|
|
chosen {
|
/* this is for console on PGU */
|
/* bootargs = "console=tty0 consoleblank=0"; */
|
/* this is for console on serial */
|
bootargs = "earlycon=uart8250,mmio32,0xf0000000,115200n8 console=tty0 console=ttyS0,115200n8 consoleblank=0 debug video=640x480-24 print-fatal-signals=1";
|
};
|
|
aliases {
|
serial0 = &uart0;
|
};
|
|
fpga {
|
compatible = "simple-bus";
|
#address-cells = <1>;
|
#size-cells = <1>;
|
|
/* child and parent address space 1:1 mapped */
|
ranges;
|
|
core_clk: core_clk {
|
#clock-cells = <0>;
|
compatible = "fixed-clock";
|
clock-frequency = <20000000>;
|
};
|
|
core_intc: interrupt-controller {
|
compatible = "snps,arc700-intc";
|
interrupt-controller;
|
#interrupt-cells = <1>;
|
};
|
|
uart0: serial@f0000000 {
|
compatible = "ns8250";
|
reg = <0xf0000000 0x2000>;
|
interrupts = <11>;
|
clock-frequency = <3686400>;
|
baud = <115200>;
|
reg-shift = <2>;
|
reg-io-width = <4>;
|
no-loopback-test = <1>;
|
};
|
|
pguclk: pguclk {
|
#clock-cells = <0>;
|
compatible = "fixed-clock";
|
clock-frequency = <25175000>;
|
};
|
|
pgu@f9000000 {
|
compatible = "snps,arcpgu";
|
reg = <0xf9000000 0x400>;
|
clocks = <&pguclk>;
|
clock-names = "pxlclk";
|
};
|
|
ps2: ps2@f9001000 {
|
compatible = "snps,arc_ps2";
|
reg = <0xf9000400 0x14>;
|
interrupts = <13>;
|
interrupt-names = "arc_ps2_irq";
|
};
|
|
eth0: ethernet@f0003000 {
|
compatible = "ezchip,nps-mgt-enet";
|
reg = <0xf0003000 0x44>;
|
interrupts = <7>;
|
};
|
|
arcpct0: pct {
|
compatible = "snps,arc700-pct";
|
};
|
};
|
};
|
