/*
|
* Copyright (C) 2012 Freescale Semiconductor, Inc.
|
*
|
* Configuration settings for the Freescale i.MX6Q SabreAuto board.
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
#ifndef __MX6SABREAUTO_CONFIG_H
|
#define __MX6SABREAUTO_CONFIG_H
|
|
#ifdef CONFIG_SPL
|
#include "imx6_spl.h"
|
#endif
|
|
#define CONFIG_MACH_TYPE 3529
|
#define CONFIG_MXC_UART_BASE UART4_BASE
|
#define CONSOLE_DEV "ttymxc3"
|
|
/* USB Configs */
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
#define CONFIG_MXC_USB_FLAGS 0
|
|
#define CONFIG_PCA953X
|
#define CONFIG_SYS_I2C_PCA953X_WIDTH { {0x30, 8}, {0x32, 8}, {0x34, 8} }
|
|
#include "mx6sabre_common.h"
|
|
/* Falcon Mode */
|
#ifdef CONFIG_SPL_OS_BOOT
|
#define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
|
#define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
|
#define CONFIG_SYS_SPL_ARGS_ADDR 0x18000000
|
|
/* Falcon Mode - MMC support: args@1MB kernel@2MB */
|
#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x800 /* 1MB */
|
#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS (CONFIG_CMD_SPL_WRITE_SIZE / 512)
|
#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1000 /* 2MB */
|
#endif
|
|
#ifdef CONFIG_MTD_NOR_FLASH
|
#define CONFIG_SYS_FLASH_BASE WEIM_ARB_BASE_ADDR
|
#define CONFIG_SYS_FLASH_SECT_SIZE (128 * 1024)
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
|
#define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
|
#define CONFIG_FLASH_CFI_DRIVER /* Use drivers/cfi_flash.c */
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* Use buffered writes*/
|
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
#endif
|
|
#define CONFIG_SYS_FSL_USDHC_NUM 2
|
#if defined(CONFIG_ENV_IS_IN_MMC)
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
#endif
|
|
/* I2C Configs */
|
#define CONFIG_SYS_I2C
|
#define CONFIG_SYS_I2C_MXC
|
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
|
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
|
#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
|
#define CONFIG_SYS_I2C_SPEED 100000
|
|
/* NAND stuff */
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
#define CONFIG_SYS_NAND_BASE 0x40000000
|
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
|
#define CONFIG_SYS_NAND_ONFI_DETECTION
|
|
/* DMA stuff, needed for GPMI/MXS NAND support */
|
|
/* PMIC */
|
#define CONFIG_POWER
|
#define CONFIG_POWER_I2C
|
#define CONFIG_POWER_PFUZE100
|
#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
|
|
#endif /* __MX6SABREAUTO_CONFIG_H */
|
