/*
|
* Copyright 2014 Freescale Semiconductor, Inc.
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
/*
|
* T4240 RDB board configuration file
|
*/
|
#ifndef __CONFIG_H
|
#define __CONFIG_H
|
|
#define CONFIG_FSL_SATA_V2
|
#define CONFIG_PCIE4
|
|
#define CONFIG_ICS307_REFCLK_HZ 25000000 /* ICS307 ref clk freq */
|
|
#ifdef CONFIG_RAMBOOT_PBL
|
#define CONFIG_SYS_FSL_PBL_PBI $(SRCTREE)/board/freescale/t4rdb/t4_pbi.cfg
|
#ifndef CONFIG_SDCARD
|
#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
|
#else
|
#define CONFIG_SPL_FLUSH_IMAGE
|
#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
|
#define CONFIG_SYS_TEXT_BASE 0x00201000
|
#define CONFIG_SPL_TEXT_BASE 0xFFFD8000
|
#define CONFIG_SPL_PAD_TO 0x40000
|
#define CONFIG_SPL_MAX_SIZE 0x28000
|
#define RESET_VECTOR_OFFSET 0x27FFC
|
#define BOOT_PAGE_OFFSET 0x27000
|
|
#ifdef CONFIG_SDCARD
|
#define CONFIG_RESET_VECTOR_ADDRESS 0x200FFC
|
#define CONFIG_SPL_MMC_MINIMAL
|
#define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_DST 0x00200000
|
#define CONFIG_SYS_MMC_U_BOOT_START 0x00200000
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
#ifndef CONFIG_SPL_BUILD
|
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
#endif
|
#define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot.lds"
|
#define CONFIG_SYS_FSL_PBL_RCW $(SRCTREE)/board/freescale/t4rdb/t4_sd_rcw.cfg
|
#define CONFIG_SPL_MMC_BOOT
|
#endif
|
|
#ifdef CONFIG_SPL_BUILD
|
#define CONFIG_SPL_SKIP_RELOCATE
|
#define CONFIG_SPL_COMMON_INIT_DDR
|
#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
|
#endif
|
|
#endif
|
#endif /* CONFIG_RAMBOOT_PBL */
|
|
#define CONFIG_DDR_ECC
|
|
/* High Level Configuration Options */
|
#define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */
|
#define CONFIG_MP /* support multiple processors */
|
|
#ifndef CONFIG_SYS_TEXT_BASE
|
#define CONFIG_SYS_TEXT_BASE 0xeff40000
|
#endif
|
|
#ifndef CONFIG_RESET_VECTOR_ADDRESS
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
|
#endif
|
|
#define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */
|
#define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS
|
#define CONFIG_PCIE1 /* PCIE controller 1 */
|
#define CONFIG_PCIE2 /* PCIE controller 2 */
|
#define CONFIG_PCIE3 /* PCIE controller 3 */
|
#define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
|
#define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
/*
|
* These can be toggled for performance analysis, otherwise use default.
|
*/
|
#define CONFIG_SYS_CACHE_STASHING
|
#define CONFIG_BTB /* toggle branch predition */
|
#ifdef CONFIG_DDR_ECC
|
#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
|
#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
|
#endif
|
|
#define CONFIG_ENABLE_36BIT_PHYS
|
|
#define CONFIG_ADDR_MAP
|
#define CONFIG_SYS_NUM_ADDR_MAP 64 /* number of TLB1 entries */
|
|
#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
|
#define CONFIG_SYS_MEMTEST_END 0x00400000
|
#define CONFIG_SYS_ALT_MEMTEST
|
|
/*
|
* Config the L3 Cache as L3 SRAM
|
*/
|
#define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000
|
#define CONFIG_SYS_L3_SIZE (512 << 10)
|
#define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024)
|
#ifdef CONFIG_RAMBOOT_PBL
|
#define CONFIG_ENV_ADDR (CONFIG_SPL_GD_ADDR + 4 * 1024)
|
#endif
|
#define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SPL_GD_ADDR + 12 * 1024)
|
#define CONFIG_SPL_RELOC_MALLOC_SIZE (50 << 10)
|
#define CONFIG_SPL_RELOC_STACK (CONFIG_SPL_GD_ADDR + 64 * 1024)
|
#define CONFIG_SPL_RELOC_STACK_SIZE (22 << 10)
|
|
#define CONFIG_SYS_DCSRBAR 0xf0000000
|
#define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull
|
|
/*
|
* DDR Setup
|
*/
|
#define CONFIG_VERY_BIG_RAM
|
#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
|
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
|
|
#define CONFIG_DIMM_SLOTS_PER_CTLR 1
|
#define CONFIG_CHIP_SELECTS_PER_CTRL 4
|
#define CONFIG_FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
|
|
#define CONFIG_DDR_SPD
|
|
/*
|
* IFC Definitions
|
*/
|
#define CONFIG_SYS_FLASH_BASE 0xe0000000
|
#define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
|
|
#ifdef CONFIG_SPL_BUILD
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
|
#else
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
#endif
|
|
#define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */
|
#define CONFIG_MISC_INIT_R
|
|
#define CONFIG_HWCONFIG
|
|
/* define to use L1 as initial stack */
|
#define CONFIG_L1_INIT_RAM
|
#define CONFIG_SYS_INIT_RAM_LOCK
|
#define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000 /* Initial L1 address */
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0xfe03c000
|
/* The assembler doesn't like typecast */
|
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
|
((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
|
CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
|
GENERATED_GBL_DATA_SIZE)
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
|
#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
|
#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
|
|
/* Serial Port - controlled on board with jumper J8
|
* open - index 2
|
* shorted - index 1
|
*/
|
#define CONFIG_CONS_INDEX 1
|
#define CONFIG_SYS_NS16550_SERIAL
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2)
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
|
#define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
|
#define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
|
|
/* I2C */
|
#define CONFIG_SYS_I2C
|
#define CONFIG_SYS_I2C_FSL
|
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
|
#define CONFIG_SYS_FSL_I2C_OFFSET 0x118000
|
#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
|
#define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100
|
|
/*
|
* General PCI
|
* Memory space is mapped 1-1, but I/O space must start from 0.
|
*/
|
|
/* controller 1, direct to uli, tgtid 3, Base address 20000 */
|
#define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
|
#define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
|
#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
|
#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
|
#define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000
|
#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
|
#define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull
|
#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
|
|
/* controller 2, Slot 2, tgtid 2, Base address 201000 */
|
#define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
|
#define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000
|
#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
|
#define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
|
#define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000
|
#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
|
#define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull
|
#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
|
|
/* controller 3, Slot 1, tgtid 1, Base address 202000 */
|
#define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000
|
#define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
|
#define CONFIG_SYS_PCIE3_MEM_PHYS 0xc40000000ull
|
#define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */
|
#define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000
|
#define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
|
#define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull
|
#define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
|
|
/* controller 4, Base address 203000 */
|
#define CONFIG_SYS_PCIE4_MEM_BUS 0xe0000000
|
#define CONFIG_SYS_PCIE4_MEM_PHYS 0xc60000000ull
|
#define CONFIG_SYS_PCIE4_MEM_SIZE 0x20000000 /* 512M */
|
#define CONFIG_SYS_PCIE4_IO_BUS 0x00000000
|
#define CONFIG_SYS_PCIE4_IO_PHYS 0xff8030000ull
|
#define CONFIG_SYS_PCIE4_IO_SIZE 0x00010000 /* 64k */
|
|
#ifdef CONFIG_PCI
|
#define CONFIG_PCI_INDIRECT_BRIDGE
|
|
#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
#endif /* CONFIG_PCI */
|
|
/* SATA */
|
#ifdef CONFIG_FSL_SATA_V2
|
#define CONFIG_LIBATA
|
#define CONFIG_FSL_SATA
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 2
|
#define CONFIG_SATA1
|
#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
|
#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
|
#define CONFIG_SATA2
|
#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
|
#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
|
|
#define CONFIG_LBA48
|
#endif
|
|
#ifdef CONFIG_FMAN_ENET
|
#define CONFIG_MII /* MII PHY management */
|
#define CONFIG_ETHPRIME "FM1@DTSEC1"
|
#endif
|
|
/*
|
* Environment
|
*/
|
#define CONFIG_LOADS_ECHO /* echo on for serial download */
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
|
|
/*
|
* Command line configuration.
|
*/
|
|
/*
|
* Miscellaneous configurable options
|
*/
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
#define CONFIG_CMDLINE_EDITING /* Command-line editing */
|
#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
|
#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
|
|
/*
|
* For booting Linux, the board info and command line data
|
* have to be in the first 64 MB of memory, since this is
|
* the maximum mapped by the Linux kernel during initialization.
|
*/
|
#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
|
|
#ifdef CONFIG_CMD_KGDB
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
#endif
|
|
/*
|
* Environment Configuration
|
*/
|
#define CONFIG_ROOTPATH "/opt/nfsroot"
|
#define CONFIG_BOOTFILE "uImage"
|
#define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/
|
|
/* default location for tftp and bootm */
|
#define CONFIG_LOADADDR 1000000
|
|
#define CONFIG_HVBOOT \
|
"setenv bootargs config-addr=0x60000000; " \
|
"bootm 0x01000000 - 0x00f00000"
|
|
#ifndef CONFIG_MTD_NOR_FLASH
|
#else
|
#define CONFIG_FLASH_CFI_DRIVER
|
#define CONFIG_SYS_FLASH_CFI
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
|
#endif
|
|
#if defined(CONFIG_SPIFLASH)
|
#define CONFIG_SYS_EXTRA_ENV_RELOC
|
#define CONFIG_ENV_SPI_BUS 0
|
#define CONFIG_ENV_SPI_CS 0
|
#define CONFIG_ENV_SPI_MAX_HZ 10000000
|
#define CONFIG_ENV_SPI_MODE 0
|
#define CONFIG_ENV_SIZE 0x2000 /* 8KB */
|
#define CONFIG_ENV_OFFSET 0x100000 /* 1MB */
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
#elif defined(CONFIG_SDCARD)
|
#define CONFIG_SYS_EXTRA_ENV_RELOC
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
#define CONFIG_ENV_SIZE 0x2000
|
#define CONFIG_ENV_OFFSET (512 * 0x800)
|
#elif defined(CONFIG_NAND)
|
#define CONFIG_SYS_EXTRA_ENV_RELOC
|
#define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
|
#define CONFIG_ENV_OFFSET (7 * CONFIG_SYS_NAND_BLOCK_SIZE)
|
#elif defined(CONFIG_ENV_IS_NOWHERE)
|
#define CONFIG_ENV_SIZE 0x2000
|
#else
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
|
#define CONFIG_ENV_SIZE 0x2000
|
#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
|
#endif
|
|
#define CONFIG_SYS_CLK_FREQ 66666666
|
#define CONFIG_DDR_CLK_FREQ 133333333
|
|
#ifndef __ASSEMBLY__
|
unsigned long get_board_sys_clk(void);
|
unsigned long get_board_ddr_clk(void);
|
#endif
|
|
/*
|
* DDR Setup
|
*/
|
#define CONFIG_SYS_SPD_BUS_NUM 0
|
#define SPD_EEPROM_ADDRESS1 0x52
|
#define SPD_EEPROM_ADDRESS2 0x54
|
#define SPD_EEPROM_ADDRESS3 0x56
|
#define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1 /* for p3041/p5010 */
|
#define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */
|
|
/*
|
* IFC Definitions
|
*/
|
#define CONFIG_SYS_NOR0_CSPR_EXT (0xf)
|
#define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
|
+ 0x8000000) | \
|
CSPR_PORT_SIZE_16 | \
|
CSPR_MSEL_NOR | \
|
CSPR_V)
|
#define CONFIG_SYS_NOR1_CSPR_EXT (0xf)
|
#define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
|
CSPR_PORT_SIZE_16 | \
|
CSPR_MSEL_NOR | \
|
CSPR_V)
|
#define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
|
/* NOR Flash Timing Params */
|
#define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80
|
|
#define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
|
FTIM0_NOR_TEADC(0x5) | \
|
FTIM0_NOR_TEAHC(0x5))
|
#define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
|
FTIM1_NOR_TRAD_NOR(0x1A) |\
|
FTIM1_NOR_TSEQRAD_NOR(0x13))
|
#define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
|
FTIM2_NOR_TCH(0x4) | \
|
FTIM2_NOR_TWPH(0x0E) | \
|
FTIM2_NOR_TWP(0x1c))
|
#define CONFIG_SYS_NOR_FTIM3 0x0
|
|
#define CONFIG_SYS_FLASH_QUIET_TEST
|
#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
|
#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS \
|
+ 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
|
|
/* NAND Flash on IFC */
|
#define CONFIG_NAND_FSL_IFC
|
#define CONFIG_SYS_NAND_MAX_ECCPOS 256
|
#define CONFIG_SYS_NAND_MAX_OOBFREE 2
|
#define CONFIG_SYS_NAND_BASE 0xff800000
|
#define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE)
|
|
#define CONFIG_SYS_NAND_CSPR_EXT (0xf)
|
#define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
|
| CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
|
| CSPR_MSEL_NAND /* MSEL = NAND */ \
|
| CSPR_V)
|
#define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
|
|
#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
|
| CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
|
| CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
|
| CSOR_NAND_RAL_3 /* RAL = 2Byes */ \
|
| CSOR_NAND_PGS_4K /* Page Size = 4K */ \
|
| CSOR_NAND_SPRZ_224 /* Spare size = 224 */ \
|
| CSOR_NAND_PB(128)) /*Page Per Block = 128*/
|
|
#define CONFIG_SYS_NAND_ONFI_DETECTION
|
|
/* ONFI NAND Flash mode0 Timing Params */
|
#define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
|
FTIM0_NAND_TWP(0x18) | \
|
FTIM0_NAND_TWCHT(0x07) | \
|
FTIM0_NAND_TWH(0x0a))
|
#define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
|
FTIM1_NAND_TWBE(0x39) | \
|
FTIM1_NAND_TRR(0x0e) | \
|
FTIM1_NAND_TRP(0x18))
|
#define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
|
FTIM2_NAND_TREH(0x0a) | \
|
FTIM2_NAND_TWHRE(0x1e))
|
#define CONFIG_SYS_NAND_FTIM3 0x0
|
|
#define CONFIG_SYS_NAND_DDR_LAW 11
|
#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#define CONFIG_SYS_NAND_BLOCK_SIZE (512 * 1024)
|
|
#if defined(CONFIG_NAND)
|
#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
|
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
|
#define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
|
#define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
|
#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
|
#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
|
#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
|
#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
|
#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR0_CSPR_EXT
|
#define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR0_CSPR
|
#define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
|
#define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
|
#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
|
#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
|
#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
|
#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
|
#else
|
#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
|
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
|
#define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
|
#define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
|
#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
|
#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
|
#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
|
#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
|
#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NAND_CSPR_EXT
|
#define CONFIG_SYS_CSPR1 CONFIG_SYS_NAND_CSPR
|
#define CONFIG_SYS_AMASK1 CONFIG_SYS_NAND_AMASK
|
#define CONFIG_SYS_CSOR1 CONFIG_SYS_NAND_CSOR
|
#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NAND_FTIM0
|
#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NAND_FTIM1
|
#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NAND_FTIM2
|
#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NAND_FTIM3
|
#endif
|
#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT
|
#define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR
|
#define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
|
#define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
|
#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
|
#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
|
#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
|
#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
|
|
/* CPLD on IFC */
|
#define CONFIG_SYS_CPLD_BASE 0xffdf0000
|
#define CONFIG_SYS_CPLD_BASE_PHYS (0xf00000000ull | CONFIG_SYS_CPLD_BASE)
|
#define CONFIG_SYS_CSPR3_EXT (0xf)
|
#define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) \
|
| CSPR_PORT_SIZE_8 \
|
| CSPR_MSEL_GPCM \
|
| CSPR_V)
|
|
#define CONFIG_SYS_AMASK3 IFC_AMASK(4*1024)
|
#define CONFIG_SYS_CSOR3 0x0
|
|
/* CPLD Timing parameters for IFC CS3 */
|
#define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
|
FTIM0_GPCM_TEADC(0x0e) | \
|
FTIM0_GPCM_TEAHC(0x0e))
|
#define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0x0e) | \
|
FTIM1_GPCM_TRAD(0x1f))
|
#define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
|
FTIM2_GPCM_TCH(0x8) | \
|
FTIM2_GPCM_TWP(0x1f))
|
#define CONFIG_SYS_CS3_FTIM3 0x0
|
|
#if defined(CONFIG_RAMBOOT_PBL)
|
#define CONFIG_SYS_RAMBOOT
|
#endif
|
|
/* I2C */
|
#define CONFIG_SYS_FSL_I2C_SPEED 100000 /* I2C speed */
|
#define CONFIG_SYS_FSL_I2C2_SPEED 100000 /* I2C2 speed */
|
#define I2C_MUX_PCA_ADDR_PRI 0x77 /* I2C bus multiplexer,primary */
|
#define I2C_MUX_PCA_ADDR_SEC 0x76 /* I2C bus multiplexer,secondary */
|
|
#define I2C_MUX_CH_DEFAULT 0x8
|
#define I2C_MUX_CH_VOL_MONITOR 0xa
|
#define I2C_MUX_CH_VSC3316_FS 0xc
|
#define I2C_MUX_CH_VSC3316_BS 0xd
|
|
/* Voltage monitor on channel 2*/
|
#define I2C_VOL_MONITOR_ADDR 0x40
|
#define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
|
#define I2C_VOL_MONITOR_BUS_V_OVF 0x1
|
#define I2C_VOL_MONITOR_BUS_V_SHIFT 3
|
|
#define CONFIG_VID_FLS_ENV "t4240rdb_vdd_mv"
|
#ifndef CONFIG_SPL_BUILD
|
#define CONFIG_VID
|
#endif
|
#define CONFIG_VOL_MONITOR_IR36021_SET
|
#define CONFIG_VOL_MONITOR_IR36021_READ
|
/* The lowest and highest voltage allowed for T4240RDB */
|
#define VDD_MV_MIN 819
|
#define VDD_MV_MAX 1212
|
|
/*
|
* eSPI - Enhanced SPI
|
*/
|
#define CONFIG_SF_DEFAULT_SPEED 10000000
|
#define CONFIG_SF_DEFAULT_MODE 0
|
|
/* Qman/Bman */
|
#ifndef CONFIG_NOBQFMAN
|
#define CONFIG_SYS_DPAA_QBMAN /* Support Q/Bman */
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 50
|
#define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
|
#define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
|
#define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000
|
#define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
|
#define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
|
#define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
|
#define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
|
CONFIG_SYS_BMAN_CENA_SIZE)
|
#define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
|
#define CONFIG_SYS_QMAN_NUM_PORTALS 50
|
#define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000
|
#define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull
|
#define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000
|
#define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
|
#define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
|
#define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
|
#define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
|
CONFIG_SYS_QMAN_CENA_SIZE)
|
#define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
|
|
#define CONFIG_SYS_DPAA_FMAN
|
#define CONFIG_SYS_DPAA_PME
|
#define CONFIG_SYS_PMAN
|
#define CONFIG_SYS_DPAA_DCE
|
#define CONFIG_SYS_DPAA_RMAN
|
#define CONFIG_SYS_INTERLAKEN
|
|
/* Default address of microcode for the Linux Fman driver */
|
#if defined(CONFIG_SPIFLASH)
|
/*
|
* env is stored at 0x100000, sector size is 0x10000, ucode is stored after
|
* env, so we got 0x110000.
|
*/
|
#define CONFIG_SYS_QE_FW_IN_SPIFLASH
|
#define CONFIG_SYS_FMAN_FW_ADDR 0x110000
|
#elif defined(CONFIG_SDCARD)
|
/*
|
* PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
|
* about 1MB (2048 blocks), Env is stored after the image, and the env size is
|
* 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080.
|
*/
|
#define CONFIG_SYS_QE_FMAN_FW_IN_MMC
|
#define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820)
|
#elif defined(CONFIG_NAND)
|
#define CONFIG_SYS_QE_FMAN_FW_IN_NAND
|
#define CONFIG_SYS_FMAN_FW_ADDR (8 * CONFIG_SYS_NAND_BLOCK_SIZE)
|
#else
|
#define CONFIG_SYS_QE_FMAN_FW_IN_NOR
|
#define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
|
#endif
|
#define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
|
#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
|
#endif /* CONFIG_NOBQFMAN */
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
#define CONFIG_FMAN_ENET
|
#define CONFIG_PHYLIB_10G
|
#define CONFIG_PHY_VITESSE
|
#define CONFIG_PHY_CORTINA
|
#define CONFIG_SYS_CORTINA_FW_IN_NOR
|
#define CONFIG_CORTINA_FW_ADDR 0xefe00000
|
#define CONFIG_CORTINA_FW_LENGTH 0x40000
|
#define CONFIG_PHY_TERANETICS
|
#define SGMII_PHY_ADDR1 0x0
|
#define SGMII_PHY_ADDR2 0x1
|
#define SGMII_PHY_ADDR3 0x2
|
#define SGMII_PHY_ADDR4 0x3
|
#define SGMII_PHY_ADDR5 0x4
|
#define SGMII_PHY_ADDR6 0x5
|
#define SGMII_PHY_ADDR7 0x6
|
#define SGMII_PHY_ADDR8 0x7
|
#define FM1_10GEC1_PHY_ADDR 0x10
|
#define FM1_10GEC2_PHY_ADDR 0x11
|
#define FM2_10GEC1_PHY_ADDR 0x12
|
#define FM2_10GEC2_PHY_ADDR 0x13
|
#define CORTINA_PHY_ADDR1 FM1_10GEC1_PHY_ADDR
|
#define CORTINA_PHY_ADDR2 FM1_10GEC2_PHY_ADDR
|
#define CORTINA_PHY_ADDR3 FM2_10GEC1_PHY_ADDR
|
#define CORTINA_PHY_ADDR4 FM2_10GEC2_PHY_ADDR
|
#endif
|
|
/* SATA */
|
#ifdef CONFIG_FSL_SATA_V2
|
#define CONFIG_LIBATA
|
#define CONFIG_FSL_SATA
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 2
|
#define CONFIG_SATA1
|
#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
|
#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
|
#define CONFIG_SATA2
|
#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
|
#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
|
|
#define CONFIG_LBA48
|
#endif
|
|
#ifdef CONFIG_FMAN_ENET
|
#define CONFIG_MII /* MII PHY management */
|
#define CONFIG_ETHPRIME "FM1@DTSEC1"
|
#endif
|
|
/*
|
* USB
|
*/
|
#define CONFIG_USB_EHCI_FSL
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
#define CONFIG_HAS_FSL_DR_USB
|
|
#ifdef CONFIG_MMC
|
#define CONFIG_FSL_ESDHC
|
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
|
#define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
|
#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
|
#endif
|
|
|
#define __USB_PHY_TYPE utmi
|
|
/*
|
* T4240 has 3 DDR controllers. Default to 3-way interleaving. It can be
|
* 3way_1KB, 3way_4KB, 3way_8KB. T4160 has 2 DDR controllers. Default to 2-way
|
* interleaving. It can be cacheline, page, bank, superbank.
|
* See doc/README.fsl-ddr for details.
|
*/
|
#ifdef CONFIG_ARCH_T4240
|
#define CTRL_INTLV_PREFERED 3way_4KB
|
#else
|
#define CTRL_INTLV_PREFERED cacheline
|
#endif
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
"hwconfig=fsl_ddr:" \
|
"ctlr_intlv=" __stringify(CTRL_INTLV_PREFERED) "," \
|
"bank_intlv=auto;" \
|
"usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
|
"netdev=eth0\0" \
|
"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
|
"ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
|
"tftpflash=tftpboot $loadaddr $uboot && " \
|
"protect off $ubootaddr +$filesize && " \
|
"erase $ubootaddr +$filesize && " \
|
"cp.b $loadaddr $ubootaddr $filesize && " \
|
"protect on $ubootaddr +$filesize && " \
|
"cmp.b $loadaddr $ubootaddr $filesize\0" \
|
"consoledev=ttyS0\0" \
|
"ramdiskaddr=2000000\0" \
|
"ramdiskfile=t4240rdb/ramdisk.uboot\0" \
|
"fdtaddr=1e00000\0" \
|
"fdtfile=t4240rdb/t4240rdb.dtb\0" \
|
"bdev=sda3\0"
|
|
#define CONFIG_HVBOOT \
|
"setenv bootargs config-addr=0x60000000; " \
|
"bootm 0x01000000 - 0x00f00000"
|
|
#define CONFIG_LINUX \
|
"setenv bootargs root=/dev/ram rw " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"setenv ramdiskaddr 0x02000000;" \
|
"setenv fdtaddr 0x00c00000;" \
|
"setenv loadaddr 0x1000000;" \
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
|
#define CONFIG_HDBOOT \
|
"setenv bootargs root=/dev/$bdev rw " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"tftp $loadaddr $bootfile;" \
|
"tftp $fdtaddr $fdtfile;" \
|
"bootm $loadaddr - $fdtaddr"
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
"setenv bootargs root=/dev/nfs rw " \
|
"nfsroot=$serverip:$rootpath " \
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"tftp $loadaddr $bootfile;" \
|
"tftp $fdtaddr $fdtfile;" \
|
"bootm $loadaddr - $fdtaddr"
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
"setenv bootargs root=/dev/ram rw " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
"tftp $loadaddr $bootfile;" \
|
"tftp $fdtaddr $fdtfile;" \
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
|
#define CONFIG_BOOTCOMMAND CONFIG_LINUX
|
|
#include <asm/fsl_secure_boot.h>
|
|
#endif /* __CONFIG_H */
|
