/*
|
* Copyright 2011-2012 Freescale Semiconductor, Inc.
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
/*
|
* T4240 QDS board configuration file
|
*/
|
#ifndef __CONFIG_H
|
#define __CONFIG_H
|
|
#define CONFIG_FSL_SATA_V2
|
#define CONFIG_PCIE4
|
|
#define CONFIG_ICS307_REFCLK_HZ 25000000 /* ICS307 ref clk freq */
|
|
#ifdef CONFIG_RAMBOOT_PBL
|
#define CONFIG_SYS_FSL_PBL_PBI board/freescale/t4qds/t4_pbi.cfg
|
#if !defined(CONFIG_NAND) && !defined(CONFIG_SDCARD)
|
#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
|
#else
|
#define CONFIG_SPL_FLUSH_IMAGE
|
#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
|
#define CONFIG_SYS_TEXT_BASE 0x00201000
|
#define CONFIG_SPL_TEXT_BASE 0xFFFD8000
|
#define CONFIG_SPL_PAD_TO 0x40000
|
#define CONFIG_SPL_MAX_SIZE 0x28000
|
#define RESET_VECTOR_OFFSET 0x27FFC
|
#define BOOT_PAGE_OFFSET 0x27000
|
|
#ifdef CONFIG_NAND
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
|
#define CONFIG_SYS_NAND_U_BOOT_OFFS (256 << 10)
|
#define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot-nand.lds"
|
#define CONFIG_SYS_FSL_PBL_RCW board/freescale/t4qds/t4_nand_rcw.cfg
|
#define CONFIG_SPL_NAND_BOOT
|
#endif
|
|
#ifdef CONFIG_SDCARD
|
#define CONFIG_RESET_VECTOR_ADDRESS 0x200FFC
|
#define CONFIG_SPL_MMC_MINIMAL
|
#define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_DST 0x00200000
|
#define CONFIG_SYS_MMC_U_BOOT_START 0x00200000
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
#ifndef CONFIG_SPL_BUILD
|
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
#endif
|
#define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot.lds"
|
#define CONFIG_SYS_FSL_PBL_RCW board/freescale/t4qds/t4_sd_rcw.cfg
|
#define CONFIG_SPL_MMC_BOOT
|
#endif
|
|
#ifdef CONFIG_SPL_BUILD
|
#define CONFIG_SPL_SKIP_RELOCATE
|
#define CONFIG_SPL_COMMON_INIT_DDR
|
#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
|
#endif
|
|
#endif
|
#endif /* CONFIG_RAMBOOT_PBL */
|
|
#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
|
/* Set 1M boot space */
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR (CONFIG_SYS_TEXT_BASE & 0xfff00000)
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR_PHYS \
|
(0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR)
|
#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
|
#endif
|
|
#define CONFIG_SRIO_PCIE_BOOT_MASTER
|
#define CONFIG_DDR_ECC
|
|
#include "t4qds.h"
|
|
#ifndef CONFIG_MTD_NOR_FLASH
|
#else
|
#define CONFIG_FLASH_CFI_DRIVER
|
#define CONFIG_SYS_FLASH_CFI
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
|
#endif
|
|
#if defined(CONFIG_SPIFLASH)
|
#define CONFIG_SYS_EXTRA_ENV_RELOC
|
#define CONFIG_ENV_SPI_BUS 0
|
#define CONFIG_ENV_SPI_CS 0
|
#define CONFIG_ENV_SPI_MAX_HZ 10000000
|
#define CONFIG_ENV_SPI_MODE 0
|
#define CONFIG_ENV_SIZE 0x2000 /* 8KB */
|
#define CONFIG_ENV_OFFSET 0x100000 /* 1MB */
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
#elif defined(CONFIG_SDCARD)
|
#define CONFIG_SYS_EXTRA_ENV_RELOC
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
#define CONFIG_ENV_SIZE 0x2000
|
#define CONFIG_ENV_OFFSET (512 * 0x800)
|
#elif defined(CONFIG_NAND)
|
#define CONFIG_SYS_EXTRA_ENV_RELOC
|
#define CONFIG_ENV_SIZE 0x2000
|
#define CONFIG_ENV_OFFSET (10 * CONFIG_SYS_NAND_BLOCK_SIZE)
|
#elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE)
|
#define CONFIG_ENV_ADDR 0xffe20000
|
#define CONFIG_ENV_SIZE 0x2000
|
#elif defined(CONFIG_ENV_IS_NOWHERE)
|
#define CONFIG_ENV_SIZE 0x2000
|
#else
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
|
#define CONFIG_ENV_SIZE 0x2000
|
#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
|
#endif
|
|
#define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
|
#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
|
|
#ifndef __ASSEMBLY__
|
unsigned long get_board_sys_clk(void);
|
unsigned long get_board_ddr_clk(void);
|
#endif
|
|
/* EEPROM */
|
#define CONFIG_ID_EEPROM
|
#define CONFIG_SYS_I2C_EEPROM_NXID
|
#define CONFIG_SYS_EEPROM_BUS_NUM 0
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
|
|
/*
|
* DDR Setup
|
*/
|
#define CONFIG_SYS_SPD_BUS_NUM 0
|
#define SPD_EEPROM_ADDRESS1 0x51
|
#define SPD_EEPROM_ADDRESS2 0x52
|
#define SPD_EEPROM_ADDRESS3 0x53
|
#define SPD_EEPROM_ADDRESS4 0x54
|
#define SPD_EEPROM_ADDRESS5 0x55
|
#define SPD_EEPROM_ADDRESS6 0x56
|
#define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1 /* for p3041/p5010 */
|
#define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */
|
|
/*
|
* IFC Definitions
|
*/
|
#define CONFIG_SYS_NOR0_CSPR_EXT (0xf)
|
#define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
|
+ 0x8000000) | \
|
CSPR_PORT_SIZE_16 | \
|
CSPR_MSEL_NOR | \
|
CSPR_V)
|
#define CONFIG_SYS_NOR1_CSPR_EXT (0xf)
|
#define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
|
CSPR_PORT_SIZE_16 | \
|
CSPR_MSEL_NOR | \
|
CSPR_V)
|
#define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
|
/* NOR Flash Timing Params */
|
#define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80
|
|
#define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
|
FTIM0_NOR_TEADC(0x5) | \
|
FTIM0_NOR_TEAHC(0x5))
|
#define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
|
FTIM1_NOR_TRAD_NOR(0x1A) |\
|
FTIM1_NOR_TSEQRAD_NOR(0x13))
|
#define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
|
FTIM2_NOR_TCH(0x4) | \
|
FTIM2_NOR_TWPH(0x0E) | \
|
FTIM2_NOR_TWP(0x1c))
|
#define CONFIG_SYS_NOR_FTIM3 0x0
|
|
#define CONFIG_SYS_FLASH_QUIET_TEST
|
#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
|
#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS \
|
+ 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
|
|
#define CONFIG_FSL_QIXIS /* use common QIXIS code */
|
#define QIXIS_BASE 0xffdf0000
|
#define QIXIS_LBMAP_SWITCH 6
|
#define QIXIS_LBMAP_MASK 0x0f
|
#define QIXIS_LBMAP_SHIFT 0
|
#define QIXIS_LBMAP_DFLTBANK 0x00
|
#define QIXIS_LBMAP_ALTBANK 0x04
|
#define QIXIS_RST_CTL_RESET 0x83
|
#define QIXIS_RST_FORCE_MEM 0x1
|
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
#define QIXIS_RCFG_CTL_RECONFIG_START 0x21
|
#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
|
#define QIXIS_BRDCFG5 0x55
|
#define QIXIS_MUX_SDHC 2
|
#define QIXIS_MUX_SDHC_WIDTH8 1
|
#define QIXIS_BASE_PHYS (0xf00000000ull | QIXIS_BASE)
|
|
#define CONFIG_SYS_CSPR3_EXT (0xf)
|
#define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
|
| CSPR_PORT_SIZE_8 \
|
| CSPR_MSEL_GPCM \
|
| CSPR_V)
|
#define CONFIG_SYS_AMASK3 IFC_AMASK(4*1024)
|
#define CONFIG_SYS_CSOR3 0x0
|
/* QIXIS Timing parameters for IFC CS3 */
|
#define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
|
FTIM0_GPCM_TEADC(0x0e) | \
|
FTIM0_GPCM_TEAHC(0x0e))
|
#define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
|
FTIM1_GPCM_TRAD(0x3f))
|
#define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
|
FTIM2_GPCM_TCH(0x8) | \
|
FTIM2_GPCM_TWP(0x1f))
|
#define CONFIG_SYS_CS3_FTIM3 0x0
|
|
/* NAND Flash on IFC */
|
#define CONFIG_NAND_FSL_IFC
|
#define CONFIG_SYS_NAND_BASE 0xff800000
|
#define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE)
|
|
#define CONFIG_SYS_NAND_CSPR_EXT (0xf)
|
#define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
|
| CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
|
| CSPR_MSEL_NAND /* MSEL = NAND */ \
|
| CSPR_V)
|
#define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
|
|
#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN /* ECC on encode */ \
|
| CSOR_NAND_ECC_DEC_EN /* ECC on decode */ \
|
| CSOR_NAND_ECC_MODE_4 /* 4-bit ECC */ \
|
| CSOR_NAND_RAL_3 /* RAL = 2Byes */ \
|
| CSOR_NAND_PGS_2K /* Page Size = 2K */ \
|
| CSOR_NAND_SPRZ_64/* Spare size = 64 */ \
|
| CSOR_NAND_PB(64)) /*Pages Per Block = 64*/
|
|
#define CONFIG_SYS_NAND_ONFI_DETECTION
|
|
/* ONFI NAND Flash mode0 Timing Params */
|
#define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
|
FTIM0_NAND_TWP(0x18) | \
|
FTIM0_NAND_TWCHT(0x07) | \
|
FTIM0_NAND_TWH(0x0a))
|
#define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
|
FTIM1_NAND_TWBE(0x39) | \
|
FTIM1_NAND_TRR(0x0e) | \
|
FTIM1_NAND_TRP(0x18))
|
#define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
|
FTIM2_NAND_TREH(0x0a) | \
|
FTIM2_NAND_TWHRE(0x1e))
|
#define CONFIG_SYS_NAND_FTIM3 0x0
|
|
#define CONFIG_SYS_NAND_DDR_LAW 11
|
|
#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
|
#define CONFIG_SYS_NAND_MAX_OOBFREE 2
|
#define CONFIG_SYS_NAND_MAX_ECCPOS 256
|
|
#if defined(CONFIG_NAND)
|
#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
|
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
|
#define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
|
#define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
|
#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
|
#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
|
#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
|
#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
|
#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
|
#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR0_CSPR
|
#define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
|
#define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
|
#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
|
#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
|
#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
|
#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
|
#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT
|
#define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR
|
#define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
|
#define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
|
#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
|
#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
|
#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
|
#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
|
#else
|
#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
|
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
|
#define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
|
#define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
|
#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
|
#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
|
#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
|
#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
|
#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
|
#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
|
#define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
|
#define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
|
#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
|
#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
|
#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
|
#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
|
#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
|
#define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
|
#define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
|
#define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
|
#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
|
#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
|
#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
|
#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
|
#endif
|
|
#if defined(CONFIG_RAMBOOT_PBL)
|
#define CONFIG_SYS_RAMBOOT
|
#endif
|
|
/* I2C */
|
#define CONFIG_SYS_FSL_I2C_SPEED 100000 /* I2C speed */
|
#define CONFIG_SYS_FSL_I2C2_SPEED 100000 /* I2C2 speed */
|
#define I2C_MUX_PCA_ADDR_PRI 0x77 /* I2C bus multiplexer,primary */
|
#define I2C_MUX_PCA_ADDR_SEC 0x76 /* I2C bus multiplexer,secondary */
|
|
#define I2C_MUX_CH_DEFAULT 0x8
|
#define I2C_MUX_CH_VOL_MONITOR 0xa
|
#define I2C_MUX_CH_VSC3316_FS 0xc
|
#define I2C_MUX_CH_VSC3316_BS 0xd
|
|
/* Voltage monitor on channel 2*/
|
#define I2C_VOL_MONITOR_ADDR 0x40
|
#define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
|
#define I2C_VOL_MONITOR_BUS_V_OVF 0x1
|
#define I2C_VOL_MONITOR_BUS_V_SHIFT 3
|
|
/* VSC Crossbar switches */
|
#define CONFIG_VSC_CROSSBAR
|
#define VSC3316_FSM_TX_ADDR 0x70
|
#define VSC3316_FSM_RX_ADDR 0x71
|
|
/*
|
* RapidIO
|
*/
|
|
/*
|
* for slave u-boot IMAGE instored in master memory space,
|
* PHYS must be aligned based on the SIZE
|
*/
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_PHYS 0xfef200000ull
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS1 0xfff00000ull
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_SIZE 0x100000 /* 1M */
|
#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS2 0x3fff00000ull
|
/*
|
* for slave UCODE and ENV instored in master memory space,
|
* PHYS must be aligned based on the SIZE
|
*/
|
#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_PHYS 0xfef100000ull
|
#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_BUS 0x3ffe00000ull
|
#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_SIZE 0x40000 /* 256K */
|
|
/* slave core release by master*/
|
#define CONFIG_SRIO_PCIE_BOOT_BRR_OFFSET 0xe00e4
|
#define CONFIG_SRIO_PCIE_BOOT_RELEASE_MASK 0x00000001 /* release core 0 */
|
|
/*
|
* SRIO_PCIE_BOOT - SLAVE
|
*/
|
#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR 0xFFE00000
|
#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR_PHYS \
|
(0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR)
|
#endif
|
/*
|
* eSPI - Enhanced SPI
|
*/
|
#define CONFIG_SF_DEFAULT_SPEED 10000000
|
#define CONFIG_SF_DEFAULT_MODE 0
|
|
/* Qman/Bman */
|
#ifndef CONFIG_NOBQFMAN
|
#define CONFIG_SYS_DPAA_QBMAN /* Support Q/Bman */
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 50
|
#define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
|
#define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
|
#define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000
|
#define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
|
#define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
|
#define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
|
#define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
|
CONFIG_SYS_BMAN_CENA_SIZE)
|
#define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
|
#define CONFIG_SYS_QMAN_NUM_PORTALS 50
|
#define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000
|
#define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull
|
#define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000
|
#define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
|
#define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
|
#define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
|
#define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
|
CONFIG_SYS_QMAN_CENA_SIZE)
|
#define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
|
#define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
|
|
#define CONFIG_SYS_DPAA_FMAN
|
#define CONFIG_SYS_DPAA_PME
|
#define CONFIG_SYS_PMAN
|
#define CONFIG_SYS_DPAA_DCE
|
#define CONFIG_SYS_DPAA_RMAN
|
#define CONFIG_SYS_INTERLAKEN
|
|
/* Default address of microcode for the Linux Fman driver */
|
#if defined(CONFIG_SPIFLASH)
|
/*
|
* env is stored at 0x100000, sector size is 0x10000, ucode is stored after
|
* env, so we got 0x110000.
|
*/
|
#define CONFIG_SYS_QE_FW_IN_SPIFLASH
|
#define CONFIG_SYS_FMAN_FW_ADDR 0x110000
|
#elif defined(CONFIG_SDCARD)
|
/*
|
* PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
|
* about 1MB (2048 blocks), Env is stored after the image, and the env size is
|
* 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080.
|
*/
|
#define CONFIG_SYS_QE_FMAN_FW_IN_MMC
|
#define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820)
|
#elif defined(CONFIG_NAND)
|
#define CONFIG_SYS_QE_FMAN_FW_IN_NAND
|
#define CONFIG_SYS_FMAN_FW_ADDR (11 * CONFIG_SYS_NAND_BLOCK_SIZE)
|
#elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE)
|
/*
|
* Slave has no ucode locally, it can fetch this from remote. When implementing
|
* in two corenet boards, slave's ucode could be stored in master's memory
|
* space, the address can be mapped from slave TLB->slave LAW->
|
* slave SRIO or PCIE outbound window->master inbound window->
|
* master LAW->the ucode address in master's memory space.
|
*/
|
#define CONFIG_SYS_QE_FMAN_FW_IN_REMOTE
|
#define CONFIG_SYS_FMAN_FW_ADDR 0xFFE00000
|
#else
|
#define CONFIG_SYS_QE_FMAN_FW_IN_NOR
|
#define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
|
#endif
|
#define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
|
#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
|
#endif /* CONFIG_NOBQFMAN */
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
#define CONFIG_FMAN_ENET
|
#define CONFIG_PHYLIB_10G
|
#define CONFIG_PHY_VITESSE
|
#define CONFIG_PHY_TERANETICS
|
#define SGMII_CARD_PORT1_PHY_ADDR 0x1C
|
#define SGMII_CARD_PORT2_PHY_ADDR 0x1D
|
#define SGMII_CARD_PORT3_PHY_ADDR 0x1E
|
#define SGMII_CARD_PORT4_PHY_ADDR 0x1F
|
#define FM1_10GEC1_PHY_ADDR 0x0
|
#define FM1_10GEC2_PHY_ADDR 0x1
|
#define FM2_10GEC1_PHY_ADDR 0x2
|
#define FM2_10GEC2_PHY_ADDR 0x3
|
#endif
|
|
/* SATA */
|
#ifdef CONFIG_FSL_SATA_V2
|
#define CONFIG_LIBATA
|
#define CONFIG_FSL_SATA
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 2
|
#define CONFIG_SATA1
|
#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
|
#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
|
#define CONFIG_SATA2
|
#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
|
#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
|
|
#define CONFIG_LBA48
|
#endif
|
|
#ifdef CONFIG_FMAN_ENET
|
#define CONFIG_MII /* MII PHY management */
|
#define CONFIG_ETHPRIME "FM1@DTSEC1"
|
#endif
|
|
/*
|
* USB
|
*/
|
#define CONFIG_USB_EHCI_FSL
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
#define CONFIG_HAS_FSL_DR_USB
|
|
#ifdef CONFIG_MMC
|
#define CONFIG_FSL_ESDHC
|
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
|
#define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
|
#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
|
#define CONFIG_ESDHC_DETECT_QUIRK \
|
(!(readb(QIXIS_BASE + QIXIS_BRDCFG5) & QIXIS_MUX_SDHC) || \
|
IS_SVR_REV(get_svr(), 1, 0))
|
#define CONFIG_ESDHC_DETECT_8_BIT_QUIRK \
|
(!(readb(QIXIS_BASE + QIXIS_BRDCFG5) & QIXIS_MUX_SDHC_WIDTH8))
|
#endif
|
|
|
#define __USB_PHY_TYPE utmi
|
|
/*
|
* T4240 has 3 DDR controllers. Default to 3-way interleaving. It can be
|
* 3way_1KB, 3way_4KB, 3way_8KB. T4160 has 2 DDR controllers. Default to 2-way
|
* interleaving. It can be cacheline, page, bank, superbank.
|
* See doc/README.fsl-ddr for details.
|
*/
|
#ifdef CONFIG_ARCH_T4240
|
#define CTRL_INTLV_PREFERED 3way_4KB
|
#else
|
#define CTRL_INTLV_PREFERED cacheline
|
#endif
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
"hwconfig=fsl_ddr:" \
|
"ctlr_intlv=" __stringify(CTRL_INTLV_PREFERED) "," \
|
"bank_intlv=auto;" \
|
"usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
|
"netdev=eth0\0" \
|
"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
|
"ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
|
"tftpflash=tftpboot $loadaddr $uboot && " \
|
"protect off $ubootaddr +$filesize && " \
|
"erase $ubootaddr +$filesize && " \
|
"cp.b $loadaddr $ubootaddr $filesize && " \
|
"protect on $ubootaddr +$filesize && " \
|
"cmp.b $loadaddr $ubootaddr $filesize\0" \
|
"consoledev=ttyS0\0" \
|
"ramdiskaddr=2000000\0" \
|
"ramdiskfile=t4240qds/ramdisk.uboot\0" \
|
"fdtaddr=1e00000\0" \
|
"fdtfile=t4240qds/t4240qds.dtb\0" \
|
"bdev=sda3\0"
|
|
#define CONFIG_HVBOOT \
|
"setenv bootargs config-addr=0x60000000; " \
|
"bootm 0x01000000 - 0x00f00000"
|
|
#define CONFIG_ALU \
|
"setenv bootargs root=/dev/$bdev rw " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"cpu 1 release 0x01000000 - - -;" \
|
"cpu 2 release 0x01000000 - - -;" \
|
"cpu 3 release 0x01000000 - - -;" \
|
"cpu 4 release 0x01000000 - - -;" \
|
"cpu 5 release 0x01000000 - - -;" \
|
"cpu 6 release 0x01000000 - - -;" \
|
"cpu 7 release 0x01000000 - - -;" \
|
"go 0x01000000"
|
|
#define CONFIG_LINUX \
|
"setenv bootargs root=/dev/ram rw " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"setenv ramdiskaddr 0x02000000;" \
|
"setenv fdtaddr 0x00c00000;" \
|
"setenv loadaddr 0x1000000;" \
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
|
#define CONFIG_HDBOOT \
|
"setenv bootargs root=/dev/$bdev rw " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"tftp $loadaddr $bootfile;" \
|
"tftp $fdtaddr $fdtfile;" \
|
"bootm $loadaddr - $fdtaddr"
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
"setenv bootargs root=/dev/nfs rw " \
|
"nfsroot=$serverip:$rootpath " \
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"tftp $loadaddr $bootfile;" \
|
"tftp $fdtaddr $fdtfile;" \
|
"bootm $loadaddr - $fdtaddr"
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
"setenv bootargs root=/dev/ram rw " \
|
"console=$consoledev,$baudrate $othbootargs;" \
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
"tftp $loadaddr $bootfile;" \
|
"tftp $fdtaddr $fdtfile;" \
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
|
#define CONFIG_BOOTCOMMAND CONFIG_LINUX
|
|
#include <asm/fsl_secure_boot.h>
|
|
#endif /* __CONFIG_H */
|
