/*
|
* Configuation settings for the Freescale MCF5329 FireEngine board.
|
*
|
* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
|
* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
/*
|
* board/config.h - configuration options, board specific
|
*/
|
|
#ifndef _M5235EVB_H
|
#define _M5235EVB_H
|
|
/*
|
* High Level Configuration Options
|
* (easy to change)
|
*/
|
|
#define CONFIG_MCFUART
|
#define CONFIG_SYS_UART_PORT (0)
|
|
#undef CONFIG_WATCHDOG
|
#define CONFIG_WATCHDOG_TIMEOUT 5000 /* timeout in milliseconds, max timeout is 6.71sec */
|
|
/*
|
* BOOTP options
|
*/
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
#define CONFIG_BOOTP_BOOTPATH
|
#define CONFIG_BOOTP_GATEWAY
|
#define CONFIG_BOOTP_HOSTNAME
|
|
#define CONFIG_MCFFEC
|
#ifdef CONFIG_MCFFEC
|
# define CONFIG_MII 1
|
# define CONFIG_MII_INIT 1
|
# define CONFIG_SYS_DISCOVER_PHY
|
# define CONFIG_SYS_RX_ETH_BUFFER 8
|
# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
|
# define CONFIG_SYS_FEC0_PINMUX 0
|
# define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE
|
# define MCFFEC_TOUT_LOOP 50000
|
/* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
|
# ifndef CONFIG_SYS_DISCOVER_PHY
|
# define FECDUPLEX FULL
|
# define FECSPEED _100BASET
|
# else
|
# ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
# endif
|
# endif /* CONFIG_SYS_DISCOVER_PHY */
|
#endif
|
|
/* Timer */
|
#define CONFIG_MCFTMR
|
#undef CONFIG_MCFPIT
|
|
/* I2C */
|
#define CONFIG_SYS_I2C
|
#define CONFIG_SYS_i2C_FSL
|
#define CONFIG_SYS_FSL_I2C_SPEED 80000
|
#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
|
#define CONFIG_SYS_FSL_I2C_OFFSET 0x00000300
|
#define CONFIG_SYS_IMMR CONFIG_SYS_MBAR
|
#define CONFIG_SYS_I2C_PINMUX_REG (gpio->par_qspi)
|
#define CONFIG_SYS_I2C_PINMUX_CLR ~(GPIO_PAR_FECI2C_SCL_MASK | GPIO_PAR_FECI2C_SDA_MASK)
|
#define CONFIG_SYS_I2C_PINMUX_SET (GPIO_PAR_FECI2C_SCL_I2CSCL | GPIO_PAR_FECI2C_SDA_I2CSDA)
|
|
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
|
#define CONFIG_BOOTFILE "u-boot.bin"
|
#ifdef CONFIG_MCFFEC
|
# define CONFIG_IPADDR 192.162.1.2
|
# define CONFIG_NETMASK 255.255.255.0
|
# define CONFIG_SERVERIP 192.162.1.1
|
# define CONFIG_GATEWAYIP 192.162.1.1
|
#endif /* FEC_ENET */
|
|
#define CONFIG_HOSTNAME M5235EVB
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
"netdev=eth0\0" \
|
"loadaddr=10000\0" \
|
"u-boot=u-boot.bin\0" \
|
"load=tftp ${loadaddr) ${u-boot}\0" \
|
"upd=run load; run prog\0" \
|
"prog=prot off ffe00000 ffe3ffff;" \
|
"era ffe00000 ffe3ffff;" \
|
"cp.b ${loadaddr} ffe00000 ${filesize};"\
|
"save\0" \
|
""
|
|
#define CONFIG_PRAM 512 /* 512 KB */
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE+0x20000)
|
|
#define CONFIG_SYS_CLK 75000000
|
#define CONFIG_SYS_CPU_CLK CONFIG_SYS_CLK * 2
|
|
#define CONFIG_SYS_MBAR 0x40000000
|
|
/*
|
* Low Level Configuration Settings
|
* (address mappings, register initial values, etc.)
|
* You should know what you are doing if you make changes here.
|
*/
|
/*-----------------------------------------------------------------------
|
* Definitions for initial stack pointer and data area (in DPRAM)
|
*/
|
#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */
|
#define CONFIG_SYS_INIT_RAM_CTRL 0x21
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE - 0x10)
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
|
/*-----------------------------------------------------------------------
|
* Start addresses for the final memory configuration
|
* (Set up by the startup code)
|
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
|
*/
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000
|
#define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
|
|
#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE + 0x400
|
#define CONFIG_SYS_MEMTEST_END ((CONFIG_SYS_SDRAM_SIZE - 3) << 20)
|
|
#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
|
#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
|
|
#define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
|
#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
|
|
/*
|
* For booting Linux, the board info and command line data
|
* have to be in the first 8 MB of memory, since this is
|
* the maximum mapped by the Linux kernel during initialization ??
|
*/
|
/* Initial Memory map for Linux */
|
#define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20))
|
#define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20)
|
|
/*-----------------------------------------------------------------------
|
* FLASH organization
|
*/
|
#define CONFIG_SYS_FLASH_CFI
|
#ifdef CONFIG_SYS_FLASH_CFI
|
# define CONFIG_FLASH_CFI_DRIVER 1
|
# define CONFIG_SYS_FLASH_SIZE 0x800000 /* Max size that the board might have */
|
#ifdef NORFLASH_PS32BIT
|
# define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
|
#else
|
# define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
#endif
|
# define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
# define CONFIG_SYS_MAX_FLASH_SECT 137 /* max number of sectors on one chip */
|
# define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
|
#endif
|
|
#define CONFIG_SYS_FLASH_BASE (CONFIG_SYS_CS0_BASE)
|
|
/* Configuration for environment
|
* Environment is embedded in u-boot in the second sector of the flash
|
*/
|
|
#define LDS_BOARD_TEXT \
|
. = DEFINED(env_offset) ? env_offset : .; \
|
env/embedded.o(.text);
|
|
#ifdef NORFLASH_PS32BIT
|
# define CONFIG_ENV_OFFSET (0x8000)
|
# define CONFIG_ENV_SIZE 0x4000
|
# define CONFIG_ENV_SECT_SIZE 0x4000
|
#else
|
# define CONFIG_ENV_OFFSET (0x4000)
|
# define CONFIG_ENV_SIZE 0x2000
|
# define CONFIG_ENV_SECT_SIZE 0x2000
|
#endif
|
|
/*-----------------------------------------------------------------------
|
* Cache Configuration
|
*/
|
#define CONFIG_SYS_CACHELINE_SIZE 16
|
|
#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
|
CONFIG_SYS_INIT_RAM_SIZE - 8)
|
#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
|
CONFIG_SYS_INIT_RAM_SIZE - 4)
|
#define CONFIG_SYS_ICACHE_INV (CF_CACR_CINV)
|
#define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
|
CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
|
CF_ACR_EN | CF_ACR_SM_ALL)
|
#define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_DISD | \
|
CF_CACR_CEIB | CF_CACR_DCM | \
|
CF_CACR_EUSP)
|
|
/*-----------------------------------------------------------------------
|
* Chipselect bank definitions
|
*/
|
/*
|
* CS0 - NOR Flash 1, 2, 4, or 8MB
|
* CS1 - Available
|
* CS2 - Available
|
* CS3 - Available
|
* CS4 - Available
|
* CS5 - Available
|
* CS6 - Available
|
* CS7 - Available
|
*/
|
#ifdef NORFLASH_PS32BIT
|
# define CONFIG_SYS_CS0_BASE 0xFFC00000
|
# define CONFIG_SYS_CS0_MASK 0x003f0001
|
# define CONFIG_SYS_CS0_CTRL 0x00001D00
|
#else
|
# define CONFIG_SYS_CS0_BASE 0xFFE00000
|
# define CONFIG_SYS_CS0_MASK 0x001f0001
|
# define CONFIG_SYS_CS0_CTRL 0x00001D80
|
#endif
|
|
#endif /* _M5329EVB_H */
|
